
09005aef80a1d9e7
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512MBDDRx4x8x16_2.fm - Rev. J 1/06 EN
36
2000–2005 Micron Technology, Inc. All rights reserved.
512Mb: x4, x8, x16 DDR SDRAM
Operations
Figure 20:
WRITE Command
Note:
CA = Column address; BA = Bank address; EN AP = Enable auto precharge; and DIS AP =
Disable auto precharge.
Data for any WRITE burst may be followed by a subsequent READ command. To follow a
WRITE without truncating the WRITE burst, tWTR should be met, as shown in Figure 25 Data for any WRITE burst may be truncated by a subsequent READ command, as shown
Note that only the data-in pairs that are registered prior to the tWTR period are written
to the internal array, and any subsequent data-in should be masked with DM, as shown
Data for any WRITE burst may be followed by a subsequent PRECHARGE command. To
follow a WRITE without truncating the WRITE burst, tWR should be met, as shown in
Data for any WRITE burst may be truncated by a subsequent PRECHARGE command, as
tered prior to the tWR period are written to the internal array; any subsequent data-in
should be masked with DM, as shown in Figures
29 and
30. After the PRECHARGE com-
mand, a subsequent command to the same bank cannot be issued until tRP is met.
CS#
WE#
CAS#
RAS#
CKE
CA
A10
BA0,1
HIGH
EN AP
DIS AP
BA
CK
CK#
DON’T CARE
x8: A12
x16: A11, A12
x4: A0–A9, A11, A12
x8: A0–A9, A11
x16: A0–A9