參數(shù)資料
型號(hào): MT46H256M32LGMC-6:A
元件分類: DRAM
英文描述: 256M X 32 DDR DRAM, 5 ns, PBGA240
封裝: 14 X 14 MM, GREEN, PLASTIC, WFBGA-240
文件頁(yè)數(shù): 62/106頁(yè)
文件大?。?/td> 3431K
Figure 25: Alternate Initialization with CKE LOW
CKE
LVCMOS
LOW level
CK
CK#
VDD
VDDQ
Command1
LMR
tIS
tCH
tCL
tIH
PRE
T0
T1
Ta0
Tb0
Tc0
Td0
Te0
Tf0
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
NOP2
AR
NOP3
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
ACT3
(
)
(
)
(
)
(
)
Power up: VDD and CK stable
T = 200s
NOP
Don’t Care
Notes: 1. PRE = PRECHARGE command; LMR = LOAD MODE REGISTER command; AR = AUTO RE-
FRESH command; ACT = ACTIVE command.
2. NOP or DESELECT commands are required for at least
200μs.
3. Other valid commands are possible.
2Gb: x16, x32 Mobile LPDDR SDRAM
Initialization
PDF: 09005aef83a73286
2gb_ddr_mobile_sdram_t69m.pdf - Rev. M 11/10 EN
59
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT46H128M32L2JV-54AT:A 128M X 32 DDR DRAM, 5 ns, PBGA168
MT46H128M32L4CM-5AT:A 128M X 32 DDR DRAM, 5 ns, PBGA90
MT46H128M32L4KQ-75:A 128M X 32 DDR DRAM, 6 ns, PBGA168
MT46H128M32L4MA-54:A 128M X 32 DDR DRAM, 5 ns, PBGA168
MT46H128M32LFCM-5AT:A 128M X 32 DDR DRAM, 5 ns, PBGA90
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述