參數(shù)資料
型號: MT46H256M32LGMC-6:A
元件分類: DRAM
英文描述: 256M X 32 DDR DRAM, 5 ns, PBGA240
封裝: 14 X 14 MM, GREEN, PLASTIC, WFBGA-240
文件頁數(shù): 48/106頁
文件大?。?/td> 3431K
Figure 18: ACTIVE Command
CS#
WE#
CAS#
RAS#
CKE
Address
Row
HIGH
BA0, BA1
Bank
CK
CK#
Don’t Care
READ
The READ command is used to initiate a burst read access to an active row. The values
on the BA0 and BA1 inputs select the bank; the address provided on inputs A[I:0] (where
I = the most significant column address bit for each configuration) selects the starting
column location. The value on input A10 determines whether auto precharge is used. If
auto precharge is selected, the row being accessed will be precharged at the end of the
READ burst; if auto precharge is not selected, the row will remain open for subsequent
accesses.
2Gb: x16, x32 Mobile LPDDR SDRAM
Commands
PDF: 09005aef83a73286
2gb_ddr_mobile_sdram_t69m.pdf - Rev. M 11/10 EN
46
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT46H128M32L2JV-54AT:A 128M X 32 DDR DRAM, 5 ns, PBGA168
MT46H128M32L4CM-5AT:A 128M X 32 DDR DRAM, 5 ns, PBGA90
MT46H128M32L4KQ-75:A 128M X 32 DDR DRAM, 6 ns, PBGA168
MT46H128M32L4MA-54:A 128M X 32 DDR DRAM, 5 ns, PBGA168
MT46H128M32LFCM-5AT:A 128M X 32 DDR DRAM, 5 ns, PBGA90
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述