參數(shù)資料
型號(hào): MT46H128M32LFCM-5IT:A
元件分類(lèi): DRAM
英文描述: 128M X 32 DDR DRAM, 5 ns, PBGA90
封裝: 10 X 13 MM, GREEN, PLASTIC, VFBGA-90
文件頁(yè)數(shù): 59/106頁(yè)
文件大?。?/td> 3431K
State Diagram
Figure 23: Simplified State Diagram
Power
on
Power
applied
SREF
LMR
AREF
SREFX
ACT
CKEL
CKEH
PRE
PREALL
LMR
EMR
Deep
power-
down
Self
refresh
Idle:
all banks
precharged
Row
active
Burst
terminate
READING
Automatic sequence
Command sequence
WRITING
WRITE
WRITING
WRITE A
Precharging
Active
power-
down
Precharge
power-
down
Auto
refresh
PRE
WRITE A
READ A
PRE
READ A
READ
BST
DPD
DPDX
READ
SRR
READ
PRE
LMR
ACT = ACTIVE
DPDX = Exit deep power-down
READ A = READ w/ auto precharge
AREF = AUTO REFRESH
EMR = LOAD EXTENDED MODE REGISTER
SREF = Enter self refresh
BST = BURST TERMINATE
LMR = LOAD MODE REGISTER
SREFX = Exit self refresh
CKEH = Exit power-down
PRE = PRECHARGE
SRR = STATUS REGISTER READ
CKEL = Enter power-down
PREALL = PRECHARGE all banks
WRITE = WRITE w/o auto precharge
DPD = Enter deep power-down
READ = READ w/o auto precharge
WRITE A = WRITE w/ auto precharge
WRITE
WRITE A
2Gb: x16, x32 Mobile LPDDR SDRAM
State Diagram
PDF: 09005aef83a73286
2gb_ddr_mobile_sdram_t69m.pdf - Rev. M 11/10 EN
56
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2009 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT46V128M4FN-75E:C 128M X 4 DDR DRAM, 0.75 ns, PBGA60
MT46V128M4P-75L:C 128M X 4 DDR DRAM, 0.75 ns, PDSO66
MT46V128M4P-75ZLIT:C 128M X 4 DDR DRAM, 0.75 ns, PDSO66
MT46V64M4TG-75E 64M X 4 DDR DRAM, 0.75 ns, PDSO66
MT46V64M4FG-75Z 64M X 4 DDR DRAM, 0.75 ns, PBGA60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46H16M16 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:Mobile Double Data Rate (DDR) SDRAM
MT46H16M16LF 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:Mobile Double Data Rate (DDR) SDRAM