參數(shù)資料
型號(hào)： MSC7112VM800
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 數(shù)字信號(hào)處理
英文描述： 32-BIT, 200 MHz, OTHER DSP, PBGA400
封裝： 17 X 17 MM, LEAD FREE, BGA-400
文件頁(yè)數(shù)： 40/56頁(yè)
文件大?。?/td> 1489K
代理商： MSC7112VM800
Ha
rdwa
re
De
s
ign
Con
s
ide
ra
tion
s
M
SC7
1
2
Low-Cos
t1
6
-bit
DSP
with
DDR
Control
le
rDa
ta
She
e
t,
Re
v
.1
1
Fr
ees
ca
le
Sem
ic
ond
uc
tor
45
3.
2.
3
P
owe
rPl
anes
E
ac
h
po
w
er
sup
p
ly
pi
n
(
V
DD
C
,
V
DD
M
, an
d
V
DD
IO
)
sh
ould
h
ave
alow-
im
pedan
ce
p
ath
to
th
eb
o
ard
po
wer
su
pply
.
Each
GN
D
pi
n
sh
o
u
ld
b
epro
v
id
ed
w
ith
a
l
o
w
-i
m
pedan
ce
pat
h
to
gr
oun
d.
Th
epo
w
er
s
upp
ly
pi
n
sd
ri
v
ed
ist
in
ct
g
rou
ps
of
lo
gi
co
n
t
h
ed
evi
ce.
Th
eMS
C71
1
2
V
DD
C
po
w
er
su
p
pl
y
pi
ns
sho
u
ld
b
eb
yp
ass
ed
t
o
gr
o
un
d
us
in
g
d
ecoup
li
n
g
cap
acit
o
rs
.
The
capacitor
l
ead
sand
as
so
ciated
pr
inted
circu
it
tr
aces
co
nn
ect
in
g
to
d
evice
p
o
wer
p
in
sa
nd
GND
s
hou
ld
be
kept
to
l
es
sthan
half
an
inch
p
er
cap
aci
to
r
lead.
A
minimu
m
fo
ur
-layer
bo
ard
th
at
empl
oy
s
tw
o
i
nner
l
ayers
as
po
w
er
and
GN
D
planes
is
recomm
ended
.
See
Section
fo
rDDR
Con
trol
le
rp
o
wer
g
u
id
el
in
es
.
3.2.4
D
ecoupl
ing
B
o
th
eI/O
vo
lt
ag
eand
core
voltage
sh
ould
be
d
ecoup
led
fo
rs
w
itch
ing
n
o
is
e.
For
I
/O
decou
p
ling,
us
es
tan
dard
capacitor
va
lue
so
f
0.
0
1
μ
F
fo
revery
two
to
three
vo
lt
ag
e
p
ins
.
Fo
r
co
re
voltag
e
d
eco
u
p
li
n
g
,u
se
t
wo
lev
el
so
fd
eco
u
p
lin
g
.Th
ef
ir
st
lev
el
sh
o
u
ld
cons
is
tof
a
0
.01
F
hi
gh
fr
equen
cy
capaci
to
rw
ith
lo
w
ef
fective
s
eries
r
es
is
tan
ce
(
E
S
R
)
and
ef
fective
series
in
ductan
ce
(E
S
L
)f
o
rev
er
y
two
to
th
ree
v
o
ltag
ep
in
s.Th
e
seco
n
d
eco
u
p
lin
g
lev
el
s
h
o
u
ld
co
n
sist
o
ftwo
b
u
lk
/tan
talu
m
d
eco
u
p
lin
g
cap
acit
o
rs
,on
e10
μ
F
and
on
e47
μ
F
,(
with
lo
w
ESR
an
d
ES
L
)m
o
u
n
ted
as
clo
sely
as
p
o
ss
ib
le
to
th
eMSC
7
1
2
v
o
ltag
ep
in
s.
A
d
di
tion
al
ly
,t
h
em
axi
m
u
m
d
rop
b
et
w
ee
n
t
h
epo
w
er
su
pp
ly
a
n
d
t
h
e
D
SP
d
evi
ce
s
h
o
u
ld
b
e15
m
V
a
t
1
A
.
3.2.5
P
LL
Po
wer
Suppl
y
Fi
lteri
n
g
Th
eMS
C71
1
2
V
DD
P
L
L po
w
er
s
ig
n
al
pr
ovid
es
p
o
wer
to
the
clock
gen
eration
P
LL.
T
o
en
su
re
s
tabili
ty
of
th
eintern
al
clock,
the
p
o
wer
su
p
lied
to
th
is
p
in
sh
o
u
ld
b
e
filt
er
ed
with
cap
acito
rs
th
at
h
av
e
lo
w
an
d
h
ig
h
f
req
u
en
cy
filter
in
g
ch
ar
acter
istics
.
V
DD
PLL
can
be
co
nnected
to
V
DDC
th
ro
ug
h
a
2
Ω
r
esi
sto
r.
V
SSPL
L can
b
etied
d
ir
ectl
y
to
the
GN
D
p
lane.
A
cir
cuit
s
imilar
to
the
o
n
e
sh
ow
n
i
n
Figu
reco
mmend
ed.
The
P
L
loo
p
f
ilt
er
s
h
ou
ld
b
eplaced
as
clo
sely
as
po
ss
ible
to
the
V
DD
P
L
L pin
(wh
ich
ar
e
located
on
th
eou
ts
ide
ed
ge
of
the
s
ili
co
n
pack
age)
to
minimize
n
o
is
eco
upled
fro
m
near
by
circ
uits
.Th
e0.0
1
F
cap
acit
o
rs
h
ou
ld
b
eclos
es
tto
V
DD
P
L
L ,fo
llo
w
ed
by
the
0
.1
F
capacitor
,th
e1
0
F
capacitor
,and
finally
th
e2-
Ω
res
ist
or
t
o
V
DDC
.Thes
etraces
sh
ou
ld
be
k
ept
sho
rt.
3.2.6
P
ow
e
rCo
nsum
ption
Y
ou
c
an
r
ed
uc
e
po
w
er
c
o
n
su
m
pt
ion
i
n
yo
ur
de
si
g
n
by
c
o
n
tr
ol
lin
g
t
h
e
p
o
w
er
cons
um
pt
ion
of
t
h
efol
lo
w
ing
re
gi
on
sof
t
h
edevi
ce:
Exten
d
ed
co
re
.
Us
e
th
eSC
14
00
S
to
p
and
W
ait
mod
es
by
is
su
ing
a
st
op
or
wa
it
in
str
u
ct
io
n
.
C
lock
s
ynt
hes
is
m
o
dul
e.
Di
sa
ble
th
eP
L
L,
timer
,watchdo
g
,o
rDDR
cl
o
cks
or
dis
able
the
CL
KO
pi
n.
AHB
s
u
b
sys
tem.
Freeze
o
rs
hut
d
o
wn
th
eAHB
s
u
b
sy
stem
u
sin
g
the
GPSC
TL[
X
B
R
_
HR
Q]
b
it.
P
erip
h
er
a
lsu
bs
ys
te
m.
Halt
the
ind
ividu
al
on-
d
evice
p
eriph
erals
s
u
ch
as
the
DDR
memor
y
con
troller
,HDI16
,TDM,
UAR
T
,I
2
C
,an
d
ti
m
er
m
o
d
u
les.
For
details
,
see
th
e“C
lock
s
and
P
o
w
er
Manag
ement”
ch
apter
o
fthe
MSC
7
11
xRefer
ence
M
a
nua
l.
Figur
e
3
1
.
PLL
Po
we
rSup
p
ly
Filte
rCir
c
uits
V
DDC
V
DD
P
L
2
Ω
0.
1
F
0.0
1
F
10
F
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010: MSC711XADS
相關(guān)PDF資料
PDF描述
MSC7115VF1000 32-BIT, 266 MHz, OTHER DSP, PBGA400
MSC7116VF1000 0-BIT, 266 MHz, OTHER DSP, PBGA400
MSC7128-01GS-BK 16 X 36 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP64
MSC7128-XXSS 16 X 36 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PDIP64
MSC8103VT1100F 64-BIT, 68.75 MHz, OTHER DSP, PBGA332
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC7113VF1000 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC7113VM1000 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC7113VM800 功能描述:IC DSP PROCESSOR 16BIT 400MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
MSC7115VF1000 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC7115VM1000 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*