- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17039 > MPC5553EVBE (Freescale Semiconductor)BOARD EVAL FOR MPC5553 PDF資料下載
參數(shù)資料
| 型號： | MPC5553EVBE |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 59/68頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR MPC5553 |
| 產(chǎn)品培訓(xùn)模塊： | MPC55xx PitchPak Family |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MPC5553 |
| 所含物品： | 評估板和演示軟件 |
| 配用： | MFR4310FRDC-ND - FRDC FLEXRAY DAUGHTER CARD |
| 相關(guān)產(chǎn)品： | MPC5553MZQ132-ND - IC MCU MPC5553 REV A 324-PBGA MPC5553MZP132-ND - IC MCU MPC5553 REV A 416-PBGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
MPC5553 Microcontroller Data Sheet, Rev. 4
Revision History for the MPC5553 Data Sheet
Freescale Semiconductor
62
The following table describes the changes made to information in tables and figures, and is presented in
sequential page number order.
Added the sentence directly preceding Table 1: ‘Unless noted in this data sheet, all specifications apply
from TL to TH.’
First paragraph, text changed from “based on the PowerPC Book E architecture” to “built on the Power
Architecture embedded technology.”
Second paragraph: Changed terminology from PowerPC Book E architecture to Power Architecture terminology.
3.7.1, 3.7.2 and 3.7.3: Reordered sections resulting in the following order and section renumbering:
From:
‘To avoid accidentally selecting the bypass clock because PLLCFG[0:1] and RSTCFG are not treated as ones
(1s) when POR negates, VDD33 must not lag VDDSYN and the RESET pin power (VDDEH6) when powering the
device by more than the VDD33 lag specification in Table 6 (VRC and POR Electrical Specifications). VDD33
individually can lag either VDDSYN or the RESET power pin (VDDEH6) by more than the VDD33 lag specification.
VDD33 can lag one of the VDDSYN or VDDEH6 supplies, but cannot lag both by more than the VDD33 lag
specification. This VDD33 lag specification only applies during power up. VDD33 has no lead or lag requirements
when powering down.’
To:
‘When powering the device, VDD33 must not lag VDDSYN and the RESET power pin (VDDEH6) by more than the
VDD33 lag specification listed in Table 6 (VRC and POR Electrical Specifications). This avoids accidentally
selecting the bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered
and therefore cannot read the default state when POR negates. VDD33 can lag VDDSYN or the RESET power pin
(VDDEH6), but cannot lag both by more than the VDD33 lag specification. This VDD33 lag specification only applies
during power up. VDD33 has no lead or lag requirements when powering down.’
Added the following text directly before this section and after Table 8 (Pin Status for Medium and Slow Pads During
the Power Sequence) Pin Status for Medium / Slow Pads During the Power-on Sequence:
‘The values in Table 7 (Pin Status for Fast Pads During the Power Sequence) and Table 8 (Pin Status for Medium
and Slow Pads During the Power Sequence) do not include the effect of the weak pull devices on the output pins
during power up.
Before exiting the internal POR state, the voltage on the pins goes to high-impedance until POR negates. When
the internal POR negates, the functional state of the signal during reset applies and the weak pull devices (up or
down) are enabled as defined in the device Reference Manual. If VDD is too low to correctly propagate the logic
signals, the weak-pull devices can pull the signals to VDDE and VDDEH.
To avoid this condition, minimize the ramp time of the VDD supply to a time period less than the time required to
enable the external circuitry connected to the device outputs.’
Table 32. Global and Text Changes Between Rev. 2.0 and 3.0 (continued)
Location
Description of Change
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8323E-MDS-PB | BOARD MODULE DEV SYSTEM 8323 |
| MPC5534EVBE | BOARD EVAL FOR MPC5534 |
| MPC8313E-RDBB | BOARD CPU 8313E VER 2.1 |
| STD12W-T | WIRE & CABLE MARKERS |
| STD12W-X | WIRE & CABLE MARKERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5553EVBE | 制造商:Freescale Semiconductor 功能描述:MPC55xxEVB: MPC55xx Evaluation |
| MPC5553EVBGHS | 功能描述:開發(fā)軟件 GREEN HILLS SW Qorivva RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| MPC5553EVBISYS | 功能描述:開發(fā)軟件 ISYSTEMS CONTENT Qorivva RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| MPC5553MVF112 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5553MVF112R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。