
MN89305
LSIs for Display
4
s Block Functional Descriptions (continued)
6) Memory access interface
The memory access interface accesses memory according to request signals from the memory access arbitrator.
DRAM with fast page mode is used to write display data to memory as quickly as possible. The memory access interface
supports variable memory access timings to get the maximum possible speed from memory when fast DRAMs are used.
The memory access interface also outputs refresh signals according to the operating state of the chip.
7) CRT/LCD controller
This block generates the display address, display enable, and vertical and horizontal synchronizing signals required
for display. It also performs image enlargement in the vertical direction.
8) Video FIFO/PSCONV
The video FIFO temporarily stores data read from memory by fast page mode, converts that data to dot units
according to control signals from the CRT/LCD controller, and outputs that display data. In text mode, this circuit
calculates font addresses and issues access requests to the memory interface.
9) Attribute controller
The attribute controller processes data from the video FIFO according to the display mode and generates color data
for each dot. It also implements blinking, underlining, and enlargement in the horizontal direction.
10) Color palette
The color palette generates 6-bit data for each of the three colors red, green, and blue by accessing internal palette
memory according to data from the attribute controller.
11) Gray scale engine
The gray scale engine calculates a brightness level from a color signal and generates a monochrome level signal
when a monochrome STN LCD panel is used. This circuit supports two techniques for calculating the intensity: a
technique in which the G signal data is used directly as the intensity level and a technique in which the dot brightness
is calculated by simulating the NTSC luminance signal calculation. The generated monochrome level signal is output
as a gray-scale pattern optimal for that level. If a color STN is used, this circuit is used to generate gray-scale patterns
for each of the red, green, and blue data values from the color palette. These gray-scale patterns allow up to 32 levels
to be displayed by controlling the frame rate.
12) Half-frame control
When displaying on a DSTN panel, the post-level control data is stored for half the screen in video memory. Then,
a high refresh rate can be implemented at a low clock frequency by reading out data for half a frame from video
memory and sending that data to the LCD panel interface simultaneously with the data sent from the gray scale engine.
13) LCD panel interface
The LCD panel interface outputs the required synchronizing signals, data clock signals, and display data
appropriate for the type of LCD panel connected. This circuit supports both STN (including color and monochrome
units as well as SSTN and DSTN devices) and color TFT LCD panels. Note that if a DSTN panel is used, the data area
large enough to hold a half frame of data must be allocated in video memory.
14) BitBLT engine
The BitBLT engine provides high-speed data transfers either from the host to video memory or between areas in
video memory. During these data transfers, the BitBLT engine supports 256 operations that correspond to three-
operand (source, destination, and pattern) raster operations. These operations are supported only in the graphics display
modes, and operate in packed pixel mode (8 or 16 bits per pixel).