- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98015 > MJD18002D2-1 (ON SEMICONDUCTOR) 2 A, 450 V, NPN, Si, POWER TRANSISTOR PDF資料下載
參數(shù)資料
| 型號： | MJD18002D2-1 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 功率晶體管 |
| 英文描述： | 2 A, 450 V, NPN, Si, POWER TRANSISTOR |
| 封裝： | CASE 369-07, DPAK-3 |
| 文件頁數(shù)： | 16/16頁 |
| 文件大?。?/td> | 142K |
| 代理商： | MJD18002D2-1 |
MJD18002D2
http://onsemi.com
9
10
ms
Figure 26. tfr Measurement
Figure 27. Forward Bias Safe Operating Area
I F
VCE, COLLECTOR–EMITTER VOLTAGE (VOLTS)
100
10
0.01
I C
,COLLECT
OR
CURRENT
(AMPS)
Figure 28. Reverse Bias Safe Operating Area
VCE, COLLECTOR–EMITTER VOLTAGE (VOLTS)
2
0
1200
200
0
Figure 29. Forward Bias Power Derating
I C
,COLLECT
OR
CURRENT
(AMPS)
TC, CASE TEMPERATURE (°C)
40
20
POWER
DERA
TING
F
ACT
OR
0
0.1
10
160
0.2
0.4
0.6
1
0.5
1
2.5
400
800
1000
0.8
60
100
80
120
140
V
F
1000
600
1.5
10% IF
VFRM
0.1 VF
tfr
VFR (1.1 VF) Unless
Otherwise Specified
Second Breakdown Derating
Thermal Derating
EXTENDED
SOA
DC
50
ms
1
ms
5 ms
1 ms
TC = 125°C
Gain = 4
LC = 500 mH
VBE = 0 V
VBE(off) = –1.5 V
VBE(off) = –5 V
02
4
6
8
10
12
8
6
4
10
2
0
VF
There are two limitations on the power handling ability of
a transistor: average junction temperature and second
breakdown. Safe operating area curves indicate IC–VCE
limits of the transistor that must be observed for reliable
operation; i.e., the transistor must not be subjected to greater
dissipation than the curves indicate. The data of Figure 27 is
based on TC = 25°C; TJ(pk) is variable depending on power
level. Second breakdown pulse limits are valid for duty
cycles to 10% but must be derated when TC > 25°C. Second
Breakdown limitations do not derate the same as thermal
limitations. Allowable current at the voltages shown on
Figure 27 may be found at any case temperature by using the
appropriate curve on Figure 29.
TJ(pk) may be calculated from the data in Figure 30. At any
case temperatures, thermal limitations will reduce the power
that can be handled to values less than the limitations
imposed by second breakdown. For inductive loads, high
voltage and current must be sustained simultaneously during
turn–off with the base to emitter junction reverse biased. The
safe level is specified as a reverse biased safe operating area
(Figure 28). This rating is verified under clamped conditions
so that the device is never subjected to an avalanche mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MJD32-1 | 3 A, 40 V, PNP, Si, POWER TRANSISTOR |
| MJE13005BU | 4 A, 400 V, NPN, Si, POWER TRANSISTOR |
| MJE13005BD | 4 A, 400 V, NPN, Si, POWER TRANSISTOR |
| MJE13005AN | 4 A, 400 V, NPN, Si, POWER TRANSISTOR |
| MJE13005AJ | 4 A, 400 V, NPN, Si, POWER TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MJD18002D2T4 | 功能描述:兩極晶體管 - BJT BIP NPN 2A 450V TR RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| MJD18002D2T4G | 功能描述:兩極晶體管 - BJT BIP NPN 2A 450V TR F RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| MJD200 | 功能描述:兩極晶體管 - BJT 5A 25V 12.5W NPN RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| MJD200_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Complementary Plastic Power Transistors |
| MJD200_11 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Complementary Plastic Power Transistors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。