- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17006 > MAX1403EVL11 (Maxim Integrated Products)EVAL KIT FOR MAX1403 PDF資料下載
參數(shù)資料
| 型號： | MAX1403EVL11 |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 9/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL KIT FOR MAX1403 |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 480 |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±VREF/增益 |
| 在以下條件下的電源（標準）： | 16.9mW @ 480SPS |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | MAX1403 |
| 已供物品： | 2 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MAX1403
+3V, 18-Bit, Low-Power, Multichannel,
Oversampling (Sigma-Delta) ADC
______________________________________________________________________________________
17
exact sequence depends on the state of the DIFF bit
(Table 4). When scanning, the calibration channels use
the PGA gain, format, and DAC settings defined by the
contents of Transfer Function Register 3.
BUFF: (Default = 0) The BUFF bit controls operation of
the input buffer amplifiers. When this bit is 0, the inter-
nal buffers are bypassed and powered down. When
this bit is set high, the buffers drive the input sampling
capacitors and minimize the dynamic input load.
DIFF: (Default = 0) Differential/Pseudo-Differential Bit.
When DIFF = 0, the part is in pseudo-differential mode,
and AIN1–AIN5 are measured respective to AIN6, the
analog common. When DIFF = 1, the part is in differen-
tial mode with the analog inputs defined as AIN1/AIN2,
AIN3/AIN4, and AIN5/AIN6. The available input chan-
nels for each mode are tabulated in Table 5. Note that
DIFF also affects the scanning sequence when the part
is placed in SCAN mode (Table 4).
BOUT: (Default = 0) Burn-Out Current Bit. Setting BOUT
= 1 connects 100nA current sources to the selected ana-
log input channel. This mode is used to check that a
transducer has not burned out or opened circuit. The
burn-out current source must be turned off (BOUT = 0)
before measurement to ensure best linearity.
IOUT:
(Default = 0) The IOUT bit controls the
Transducer Excitation Currents. A 0 in this bit disables
OUT1 and OUT2, effectively making these pins high-
impedance. A 1 in this location activates both IOUT1
and IOUT2, causing each pin to source 200A.
X2CLK: (Default = 0) Times-Two Clock Bit. Setting this
bit to 1 selects a divide-by-2 prescaler in the clock sig-
nal path. This allows use of a higher frequency crystal
or clock source and improves immunity to asymmetric
clock sources.
Table 2. Data Output Rate vs. CLK, Filter Select, and Modulator Frequency Bits
* Data rates offering noise-free 16-bit resolution.
Note: When FAST = 0, f-3dB = 0.262 Data Rate. When FAST = 1, f-3dB = 0.443 Data Rate.
Note: Default condition is in bold print.
Table 3. Special Modes Controlled by M1, M0 (SCAN = 0)
DESCRIPTION
M1
0
1
Normal Mode: The device operates normally.
Calibrate Gain: In this mode, the MAX1403 converts the voltage applied across CALGAIN+
and CALGAIN-. The PGA gain, DAC, and format settings of the selected channel (defined by
DIFF, A1, A0) are used.
1
Reserved: Do not use.
1
0
Calibrate Offset: In this mode, the MAX1403 converts the voltage applied across CALOFF+
and CALOFF-. The PGA gain, DAC, and format settings of the selected channel (defined by
DIFF, A1, A0) are used.
1
M0
0
2400
4800
400
480
1
4.9152
1
2.4576
1200
2400
200
240
1
4.9152
0
2.4576
600
1200
100
120
0
1
4.9152
1
2.4576
300
600
50
60
0
1
4.9152
0
2.4576
800
1600
160
200
1
0
2.048
1
1.024
400
800
80
100
1
0
2.048
0
1.024
200
400
40
50
0
2.048
1
1.024
100
X2CLK = 0
200
20
25
0
X2CLK = 1
2.048
0
CLKIN FREQUENCY,
fCLKIN (MHz)
1.024
FS1, FS0*
(0, 0)
FS1, FS0*
(0, 1)
FS1, FS0
(1, 0)
FS1, FS0
(1, 1)
AVAILABLE OUTPUT DATA RATES
(sps)
CLK
MF1
MF0
相關PDF資料 |
PDF描述 |
|---|---|
| AD586KRZ-REEL7 | IC VREF SERIES PREC 5V 8-SOIC |
| MAX1280EVC16 | EVAL KIT FOR MAX1280 |
| LGU2G221MELA | CAP ALUM 220UF 400V 20% SNAP |
| MAX1284EVC16 | EVALUATION SYSTEM FOR MAX1284 |
| 381LX682M025J012 | CAP ALUM 6800UF 25V 20% SNAP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1403EVSYSTEM | 制造商:Maxim Integrated Products 功能描述:EVALUATION SYSTEM FOR THE MAX1403 - Boxed Product (Development Kits) |
| MAX1406C/D | 功能描述:RS-232接口集成電路 RoHS:否 制造商:Exar 數(shù)據(jù)速率:52 Mbps 工作電源電壓:5 V 電源電流:300 mA 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:LQFP-100 封裝: |
| MAX1406CAE | 功能描述:RS-232接口集成電路 RoHS:否 制造商:Exar 數(shù)據(jù)速率:52 Mbps 工作電源電壓:5 V 電源電流:300 mA 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:LQFP-100 封裝: |
| MAX1406CAE+ | 功能描述:RS-232接口集成電路 15kV ESD-Protected 230kbps RS-232 LD/Rc RoHS:否 制造商:Exar 數(shù)據(jù)速率:52 Mbps 工作電源電壓:5 V 電源電流:300 mA 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:LQFP-100 封裝: |
| MAX1406CAE+T | 功能描述:RS-232接口集成電路 15kV ESD-Protected 230kbps RS-232 LD/Rc RoHS:否 制造商:Exar 數(shù)據(jù)速率:52 Mbps 工作電源電壓:5 V 電源電流:300 mA 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:LQFP-100 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復。