- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383317 > MAX1271ACNG (MAXIM INTEGRATED PRODUCTS INC) Multirange, +5V, 8-Channel, Serial 12-Bit ADCs PDF資料下載
參數(shù)資料
| 型號： | MAX1271ACNG |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | Multirange, +5V, 8-Channel, Serial 12-Bit ADCs |
| 中文描述： | 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數(shù)： | 12/20頁 |
| 文件大?。?/td> | 808K |
| 代理商： | MAX1271ACNG |
M
Multirange, +5V, 8-Channel,
Serial 12-Bit ADCs
12
______________________________________________________________________________________
Input Data Format
Input data (control byte) is clocked in at DIN at the ris-
ing edge of SCLK.
CS
enables communication with the
MAX1270/MAX1271. After
CS
falls, the first arriving
logic 1 bit represents the start bit (MSB) of the input
control byte. The start bit is defined as:
The first high bit clocked into DIN with
CS
low
anytime the converter is idle; e.g., after V
DD
is
applied.
OR
The first high bit clocked into DIN after bit 6
(D6) of a conversion in progress is clocked
onto DOUT.
Output Data Format
Output data is clocked out on the falling edge of SCLK
at DOUT, MSB first (D11). In unipolar mode, the output
is straight binary. For bipolar mode, the output is two’s
complement binary. For output binary codes, refer to
the
Transfer Function
section.
How to Start a Conversion
The MAX1270/MAX1271 use either an external serial
clock or the internal clock to complete an acquisition
and perform a conversion. In both clock modes, the
external clock shifts data in and out. See Table 4 for
details on programming clock modes.
The falling edge of
CS
does not start a conversion on
the MAX1270/MAX1271; a control byte is required for
each conversion. Acquisition starts after the sixth bit is
programmed in the input control byte. Conversion
starts when the acquisition time, six clock cycles,
expires.
Keep
CS
low during successive conversions. If a start-
bit is received after
CS
transitions from high to low, but
before the output bit 6 (D6) becomes available, the cur-
rent conversion will terminate and a new conversion will
begin.
External Clock Mode (PD1 = 0, PD0 = 1)
In external clock mode, the clock shifts data in and out
of the MAX1270/MAX1271 and controls the acquisition
and conversion timings. When acquisition is done,
SSTRB pulses high for one clock cycle and conversion
begins. Successive-approximation bit decisions appear
at DOUT on each of the next 12 SCLK falling edges
(Figure 6). Additional SCLK falling edges will result in
zeros appearing at DOUT. Figure 7 shows the SSTRB
timing in external clock mode.
SSTRB and DOUT go into a high-impedance state
when
CS
goes high; after the next
CS
falling edge,
SSTRB and DOUT will output a logic low.
The conversion must be completed in some minimum
time, or droop on the sample-and-hold capacitors may
degrade conversion results. Use internal clock mode if
the clock period exceeds 10μs, or if serial-clock inter-
ruptions could cause the conversion interval to exceed
120μs. The fastest the MAX1270/MAX1271 can run is
18 clocks per conversion in external clock mode, and
with a clock rate of 2MHz, the maximum sampling rate
is 111 ksps (Figure 8). In order to achieve maximum
throughput, keep
CS
low, use external clock mode with
a continuous SCLK, and start the following control byte
after bit 6 (D6) of the conversion in progress is clocked
onto DOUT.
If
CS
is low and SCLK is continuous, guarantee a start
bit by first clocking in 18 zeros.
SSTRB
CS
SCLK
DIN
DOUT
1
8
12
13
14
24
25
START
SEL2 SEL1 SEL0
BIP
RNG
PD1
PD0
LSB
D11
MSB
MSB
D10
D9
D1
D0
LSB
ACQUISITION
6 SCLK
FILLED WITH
ZEROS
CONVERSION
12 SCLK
A/D STATE
HIGH-Z
HIGH-Z
HIGH-Z
HIGH-Z
Figure 6. External Clock Mode—25 Clocks/Conversion Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1271BCAI | Multirange, +5V, 8-Channel, Serial 12-Bit ADCs |
| MAX1271AENG | LJT 18C 18#20 SKT PLUG |
| MAX1270AEAI | Multirange, +5V, 8-Channel, Serial 12-Bit ADCs |
| MAX1271AEAI | Multirange, +5V, 8-Channel, Serial 12-Bit ADCs |
| MAX1270BEAI | Multirange, +5V, 8-Channel, Serial 12-Bit ADCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1271ACNG+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 8Ch 110ksps 4.18V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1271AEAI | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1271AEAI+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 8Ch 110ksps 4.18V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1271AEAI+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 8Ch 110ksps 4.18V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1271AEAI-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。