參數(shù)資料
型號: M95320-WDW6TG
廠商: NUMONYX
元件分類: PROM
英文描述: 4K X 8 FLASH 2.7V PROM, PDSO8
封裝: 0.169 INCH, ROHS COMPLIANT, TSSOP-8
文件頁數(shù): 10/45頁
文件大?。?/td> 440K
代理商: M95320-WDW6TG
Instructions
M95320, M95640, M95320-x, M95640-x
Figure 9.
Read Status Register (RDSR) sequence
6.4
Write Status Register (WRSR)
The Write Status Register (WRSR) instruction allows new values to be written to the Status
Register. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed. After the Write Enable (WREN) instruction has been decoded and
executed, the device sets the Write Enable Latch (WEL).
The Write Status Register (WRSR) instruction is entered by driving Chip Select (S) Low,
followed by the instruction code and the data byte on Serial Data Input (D).
The instruction sequence is shown in Figure 10.
The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the
Status Register. b6, b5 and b4 are always read as 0.
Chip Select (S) must be driven High after the rising edge of Serial Clock (C) that latches in
the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise,
the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (S) is
driven High, the self-timed Write Status Register cycle (whose duration is tW) is initiated.
While the Write Status Register cycle is in progress, the Status Register may still be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Write Status Register cycle, and is 0 when it is completed. When the
cycle is completed, the Write Enable Latch (WEL) is reset.
The Write Status Register (WRSR) instruction allows the user to change the values of the
Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-
only, as defined in Table 4.
The Write Status Register (WRSR) instruction also allows the user to set or reset the Status
Register Write Disable (SRWD) bit in accordance with the Write Protect (W) signal. The
Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to
be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR)
instruction is not executed once the Hardware Protected Mode (HPM) is entered.
The contents of the Status Register Write Disable (SRWD) and Block Protect (BP1, BP0)
bits are frozen at their current values from just before the start of the execution of Write
Status Register (WRSR) instruction. The new, updated, values take effect at the moment of
completion of the execution of Write Status Register (WRSR) instruction.
C
D
S
2
1
3456789 10 11 12 13 14 15
Instruction
0
AI02031E
Q
7
6543210
Status Register Out
High Impedance
MSB
7
6543210
Status Register Out
MSB
7
相關(guān)PDF資料
PDF描述
MA-191 MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, CRIMP; SOLDER, PLUG
MA-1A1 FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, CRIMP; SOLDER, RECEPTACLE
MA142ATX 0.1 A, SILICON, SIGNAL DIODE
MA206 0.1 A, 2 ELEMENT, SILICON, SIGNAL DIODE
MA27P010G SILICON, PIN DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M95320-WDW6TG/P 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Kbit serial SPI bus EEPROMs with high-speed clock
M95320-WDW6TG/PC 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Kbit serial SPI bus EEPROMs with high-speed clock
M95320WDW6TP 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Kbit and 64 Kbit serial SPI bus EEPROMs with high-speed clock
M95320-WDW6TP 功能描述:電可擦除可編程只讀存儲器 2.5 V to 5.5V 32k RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8
M95320-WDW6TP/P 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32 Kbit serial SPI bus EEPROMs with high-speed clock