- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359091 > M7020R (意法半導(dǎo)體) 32K x 68-bit Entry NETWORK SEARCH ENGINE PDF資料下載
參數(shù)資料
| 型號(hào)： | M7020R |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| 中文描述： | 32K的× 68位進(jìn)入網(wǎng)絡(luò)搜索引擎 |
| 文件頁(yè)數(shù)： | 40/150頁(yè) |
| 文件大?。?/td> | 996K |
| 代理商： | M7020R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
M7020R
40/150
68-bit SEARCH on Tables Configured as x68 Using up to Eight M7020R Devices
The hardware diagram of the search subsystem of
eight devices is shown in Figure 22, page 41. The
following are the parameters programmed into the
eight devices:
– First seven devices (device 0–6):
CFG = 00000000, TLSZ = 01, HLAT = 010,
LRAM = 0, and LDEV = 0.
– Eighth device (device 7):
CFG = 00000000, TLSZ = 01, HLAT = 010,
LRAM = 1, and LDEV = 1.
Note:
All eight devices must be programmed with
the same values for TLSZ and HLAT. Only the last
device in the table (Device 7 in this case) must be
programmed with LRAM = 1 and LDEV = 1. All
other upstream devices (Devices 0 through 6 in
this case) must be programmed with LRAM = 0
and LDEV = 0.
Figure 24, page 43 shows the timing diagram for a
SEARCH command in the 68-bit-configured table
of eight devices for Device 0. Figure 25, page 44
shows the timing diagram for a SEARCH com-
mand in the 68-bit-configured table of eight devic-
es for Device 1. Figure 26, page 45 shows the
timing diagram for a SEARCH command in the
68-bit-configured table of eight devices for Device
7 (the last device in this specific table). For these
timing diagrams four 68-bit searches are per-
formed sequentially. HIT/MISS assumptions were
made as shown below in Table 27.
The sequence of operation for a 68-bit SEARCH
command is as follows:]
–
Cycle A:
The host ASIC drives CMDV high and
applies the SEARCH command code ('10') on
CMD[1:0] signals. CMD[5:3] must be driven with
the index to the global mask register pair for use
in the SEARCH operation. CMD[8:7] signals
must be driven with the same bits that will be
driven on SADR[23:21] by this device if it has a
hit. DQ[67:0] must be driven with the 68-bit data
to be compared. The CMD[2] signal must be
driven to Logic '0.'
–
Cycle B:
The host ASIC continues to drive
CMDV high and applies the SEARCH command
('10') on CMD[1:0]. CMD[5:2] must be driven by
the index of the comparand register pair for stor-
ing the 136-bit word presented on the DQ Bus
during Cycles A and B. CMD[8:6] signals must
be driven with the index of the SSR that will be
used for storing the address of the matching en-
try and the Hit Flag (see SEARCH-Successful
Registers (SSR[0:7]), page 23). The DQ[67:0]
continues to carry the 68-bit data to be com-
pared.
Note:
For 68-bit searches, the host ASIC must
supply the same data on DQ[67:0] during both
Cycles A and B. The even and odd pair of
GMRs selected for the comparison must be pro-
grammed with the same value.
The logical 68-bit SEARCH operation is shown in
Figure 23, page 42. The entire table with eight de-
vices of 68-bit entries is compared to a 68-bit word
K (presented on the DQ Bus in both Cycles A and
B of the command) using the GMR and the local
mask bits. The effective GMR is the 68-bit word
specified by the identical value in both even and
odd GMR pairs in each of the eight devices and
selected by the GMR Index in the command’s Cy-
cle A. The 68-bit word K (presented on the DQ Bus
in both Cycles A and B of the command) is also
stored in both even and odd comparand register
pairs (selected by the Comparand Register Index
in command Cycle B) in each of the eight devices.
In the x68 configuration, only the even comparand
register can subsequently be used by the LEARN
command in one of the devices (only the first non-
full device). The word K (presented on the DQ Bus
in both Cycles A and B of the command) is com-
pared with each entry in the table starting at loca-
tion “0.” The first matching entry’s location
address, “L,” is the winning address that is driven
as part of the SRAM address on the SADR[21:0]
lines (see SRAM ADDRESSING, page 126). The
global winning device will drive the bus in a specif-
ic cycle. On a global miss cycle the device with
LRAM = 1 (default driving device for the SRAM
Bus) and LDEV = 1 (default driving device for SSF
and SSV signals) will be the default driver for such
missed cycles.
The SEARCH command is a pipelined operation
and executes a search at half the rate of the fre-
quency of CLK2X for 72-bit searches in x68-con-
figured tables. The latency of SADR, CE_L,
ALE_L, WE_L, SSV, and SSF from the 68-bit
SEARCH command cycle (two CLK2X cycles) is
shown in Table 28, page 46
The latency of the search from command to SRAM
access cycle is 5 for up to eight devices in the table
(TLSZ = 01). SSV and SSF also shift further to the
right for different values of HLAT, as specified in
Table 29, page 46.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M72DW64000B | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M72DW64000B70ZT | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M72DW64000B90ZT | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M74AC574TTR | OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING |
| M74AC574MTR | OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M7020R-050ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-066ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-083ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M702-230442 | 功能描述:火線接頭 IEEE 1394 SMT 4P HORIZONTAL RoHS:否 制造商:Molex 產(chǎn)品:IEEE 1394 Firewire Connectors 標(biāo)準(zhǔn):IEEE 1394 位置/觸點(diǎn)數(shù)量:6 節(jié)距:2 mm 觸點(diǎn)電鍍:Unplated 觸點(diǎn)材料:Phosphor Bronze 型式:Female 電流額定值:0.5 A 安裝風(fēng)格:Through Hole 端接類型:Solder Tab 連接器類型:Firewire Receptacle |
| M702-230642 | 功能描述:火線接頭 IEEE 1394 SMT 6P HORIZONTAL RoHS:否 制造商:Molex 產(chǎn)品:IEEE 1394 Firewire Connectors 標(biāo)準(zhǔn):IEEE 1394 位置/觸點(diǎn)數(shù)量:6 節(jié)距:2 mm 觸點(diǎn)電鍍:Unplated 觸點(diǎn)材料:Phosphor Bronze 型式:Female 電流額定值:0.5 A 安裝風(fēng)格:Through Hole 端接類型:Solder Tab 連接器類型:Firewire Receptacle |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。