參數(shù)資料
型號(hào)： M7010R-066ZA1T
廠(chǎng)商： 意法半導(dǎo)體
英文描述： 16K x 68-bit Entry NETWORK SEARCH ENGINE
中文描述： 16K的× 68位進(jìn)入網(wǎng)絡(luò)搜索引擎
文件頁(yè)數(shù)： 60/67頁(yè)
文件大?。?/td> 449K
代理商： M7010R-066ZA1T
M7010R
60/67
SRAM WRITE.
Enables WRITE access to the off-
chip SRAM containing associative data. The laten-
cy from the second cycle of the WRITE Instruction
to the address appearing on the SRAM bus is the
same as the latency of the SEARCH Instruction,
and will depend on the TLSZ value parameter pro-
grammed into the device configuration register.
Note: SRAM WRITE is a pipelined operation - new
instruction can begin right after the previous com-
mand has ended. The following explains the
SRAM WRITE operation accomplished through a
table of only one device with the following param-
eters: TLSZ = 00, HLAT = 000, LRAM = 1, and
LDEV = 1. Figure 44, page 61 shows the timing di-
agram. For the following description, the selected
device refers to the only device in the table as this
is the only device that will be accessed.
–
Cycle 1A:
The host ASIC applies the WRITE In-
struction on CMD[1:0] using CMDV = 1. The DQ
Bus supplies the address, with DQ[20:19] set to
“
10,
”
to select the SRAM address. The host
ASIC selects the device for which the ID[4:0]
matches the DQ[25:21] lines. The host ASIC
also supplies SADR[21:19] on CMD[8:6] in this
cycle.
Note:
CMD[2] must be set to '0' for SRAM
WRITE, because burst WRITES into the SRAM
are not supported.
–
Cycle 1B:
The host ASIC continues to apply the
WRITE Instruction on CMD[1:0] using CMDV =
1. The DQ Bus supplies the address with
DQ[20:19] set to
“
10
”
to select the SRAM ad-
dress.
Note:
CMD[2] must be set to '0' for SRAM
WRITE, because burst WRITES into the SRAM
are not supported.
–
Cycle 2:
The host ASIC continues to drive
DQ[67:0]. The data in this cycle is not used by
the M7010R.
–
Cycle 3:
The host ASIC continues to drive
DQ[67:0]. The data in this cycle is not used by
the M7010R.
At the end of Cycle 3, a new command can begin.
The WRITE is a pipelined operation; however, the
WRITE cycle appears at the SRAM bus with the
same latency as the SEARCH Instruction (as mea-
sured from the second cycle of the WRITE com-
mand).
相關(guān)PDF資料
PDF描述
M7010R-083ZA1T 16K x 68-bit Entry NETWORK SEARCH ENGINE
M7010R 16K x 68-bit Entry NETWORK SEARCH ENGINE
M7020R-050ZA1T CAP TANT 22UF 10V 20% POLY SMD
M7020R-066ZA1T 32K x 68-bit Entry NETWORK SEARCH ENGINE
M7020R-083ZA1T 32K x 68-bit Entry NETWORK SEARCH ENGINE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M7010R-083ZA1T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:16K x 68-bit Entry NETWORK SEARCH ENGINE
M701-220442 功能描述:USB接頭 USB A SINGLE PC TAIL HORIZONTAL RoHS:否 制造商:FCI 產(chǎn)品:USB Type A Connectors 標(biāo)準(zhǔn):USB 3.0 端口數(shù)量: 位置/觸點(diǎn)數(shù)量:9 型式:Female 電流額定值:1.8 A 安裝風(fēng)格:Through Hole 端接類(lèi)型:Solder Pin 連接器類(lèi)型:USB 3.0 Receptacle
M7012250442 制造商:Harwin 功能描述:
M701-2250442R 制造商:Harwin 功能描述:
M701-2280442R 制造商:Harwin 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*