- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359082 > M58LW064A150NH1T (意法半導(dǎo)體) 64 Mbit x16 and x16/x32, Block Erase Low Voltage Flash Memories PDF資料下載
參數(shù)資料
| 型號(hào)： | M58LW064A150NH1T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 64 Mbit x16 and x16/x32, Block Erase Low Voltage Flash Memories |
| 中文描述： | 64兆位x16和x16/x32，塊擦除低壓閃存 |
| 文件頁(yè)數(shù)： | 32/53頁(yè) |
| 文件大?。?/td> | 319K |
| 代理商： | M58LW064A150NH1T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)
M58LW064A, M58LW064B
32/53
Table 25. Synchronous Burst Read
(T
A
= 0 to 70
°
C, –40 to 85
°
C, V
DD
= 2.7V to 3.6V, V
DD
= 1.8V to V
DD
)
Note: 1. Data output should be read on the valid clock edge.
2. For paramters not listed see Asynchronous Read.
Symbol
(2)
Parameter
Test Condition
Min
Max
Unit
t
AVLL
Address Valid to Latch Enable Low
E = V
IL
10
ns
t
BHKH
Burst Address Advance High toValid Clock Edge
E = V
IL
, G = V
IL
, L = V
IH
10
ns
t
BLKH
Burst Address Advance Low to Valid Clock Edge
E = V
IL
, G = V
IL
, L = V
IH
10
ns
t
ELLL
Chip Enable Low toLatch Enable low
0
ns
t
GLKH
Output Enable Low to Valid Clock Edge
E = V
IL
, L = V
IH
20
ns
t
KHAX
Valid Clock Edge to Address Transition
E = V
IL
0
ns
t
KHLL
Valid Clock Edge to Latch Enable Low
E = V
IL
0
ns
t
KHLX
Valid Clock Edge to Latch Enable Transition
E = V
IL
0
ns
t
KHQX
Valid Clock Edge to Output Transition
E = V
IL
, G = V
IL
, L = V
IH
6
ns
t
LLKH
Latch Enable Low to Valid Clock Edge
E = V
IL
10
ns
t
QVKH(1)
Output Valid to Valid Clock Edge
E = V
IL
, G = V
IL
, L = V
IH
10
ns
t
RLKH
Valid Data Ready Low to Valid Clock Edge
E = V
IL
, G = V
IL
, L = V
IH
10
ns
Figure 12. Synchronous Burst Read (9.1.1.1 example)
X-Latency = 0 (M14-M11 = 0100), Y-Latency = 1 (M9 = 0), Burst Length = 4 (M2-M0 = 001),
Burst Type = Sequential (M7 = 1), Valid Clock Edge = Rising (M6 = 1)
AI03698
K
(1)
For set up signals and timings see Synchronous Burst Read 8.1.1.1
14
13
12
11
10
9
DQ0-DQx
tQVKH
tKHQX
Q0
Q1
Q2
Q3
Q0
Q1
SETUP
(1)
Burst
Read
Q0 to Q3
Burst Read Wraps if
Device
remains Selected (E = VIL)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M58LW064C110ZA6T | 64 Mbit (4Mb x16, Uniform Block, Burst) 3V Supply Flash Memory |
| M58LW064C110N6T | 64 Mbit (4Mb x16, Uniform Block, Burst) 3V Supply Flash Memory |
| M58LW064D | 64 Mbit (8Mb x8, 4Mb x16, Uniform Block) 3V Supply Flash Memory |
| M58LW064D110N1 | 64 Mbit (8Mb x8, 4Mb x16, Uniform Block) 3V Supply Flash Memory |
| M58LW064D110N1E | 64 Mbit (8Mb x8, 4Mb x16, Uniform Block) 3V Supply Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M58LW064A150NH6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit x16 and x16/x32, Block Erase Low Voltage Flash Memories |
| M58LW064A150T1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit x16 and x16/x32, Block Erase Low Voltage Flash Memories |
| M58LW064A150T6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit x16 and x16/x32, Block Erase Low Voltage Flash Memories |
| M58LW064A150ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit x16 and x16/x32, Block Erase Low Voltage Flash Memories |
| M58LW064A150ZA6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit x16 and x16/x32, Block Erase Low Voltage Flash Memories |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。