- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359080 > M58LV064A150ZA6T (意法半導(dǎo)體) 64 Mbit 4Mb x16 or 2Mb x32, Uniform Block, Burst 3V Supply Flash Memories PDF資料下載
參數(shù)資料
| 型號： | M58LV064A150ZA6T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 64 Mbit 4Mb x16 or 2Mb x32, Uniform Block, Burst 3V Supply Flash Memories |
| 中文描述： | 64兆位4Mb的x16或功能的2Mb X32號，統(tǒng)一座，突發(fā)3V電源閃存 |
| 文件頁數(shù)： | 6/65頁 |
| 文件大小： | 450K |
| 代理商： | M58LV064A150ZA6T |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
M58LV064A, M58LV064B
6/65
SUMMARY DESCRIPTION
M58LV064 is a 64Mbit (4Mb x16 or 2Mb x32) non-
volatile memory that can be read, erased and re-
programmed. These operations can be performed
using a single low voltage (2.7V to 3.6V) core sup-
ply. On power-up the memory default to Read
mode with an asynchronous bus where it can be
read in the same way as a non-burst Flash mem-
ory.
The memory is divided into 64 blocks of 1Mbit that
can be erased independently so it is possible to
preserve valid data while old data is erased. Pro-
gram and Erase commands are written to the
Command Interface of the memory. An on-chip
Program/Erase Controller simplifies the process of
programming or erasing the memory by taking
care of all of the special operations that are re-
quired to update the memory contents. The end of
a Program or Erase operation can be detected and
any error conditions identified in the Status Regis-
ter. The command set required to control the
memory is consistent with JEDEC standards.
The Write Buffer allows the microprocessor to pro-
gram from 4 to 16 Words (or from 2 to 8 Double
Words) in parallel, both speeding up the program-
ming and freeing up the microprocessor to perform
other work. The minimum buffer size for a program
operation is a 4 Word (or 2 Double Word) page. A
page can only be programmed once between
Erase operations.
Erase can be suspended in order to perform either
Read or Program in any other block and then re-
sumed. Program can be suspended to Read data
in any other block and then resumed. Each block
can be programmed and erased over 100,000 cy-
cles.
Individual block protection against Program or
Erase is provided for data security. All blocks are
protected during power-up. The protection of the
blocks is non-volatile; after power-up the protec-
tion status of each block is restored to the state
when power was last removed. Software com-
mands are provided to allow protection of some or
all of the blocks and to cancel all block protection
bits simultaneously. All Program or Erase opera-
tions are blocked when the Program Erase Enable
input Vpp is low.
The Reset/Power-Down pin is used to apply a
Hardware Reset to the memory and to set the de-
vice in deep power-down mode. It can also be
used to temporarily disable the protection mecha-
nism.
In asynchronous mode Chip Enable, Output En-
able and Write Enable signals control the bus op-
eration of the memory. An Address Latch input can
be used to latch addresses in Latch Controlled
mode. Together they allow simple, yet powerful,
connection to most microprocessors, often without
additional logic.
In synchronous mode all Bus Read operations are
synchronous with the Clock. Chip Enable and Out-
put Enable select the Bus Read operation; the ad-
dress is Latched using the Latch Enable inputs
and the address is advanced using Burst Address
Advance. The signals are compatible with most
microprocessor burst interfaces.
A One Time Programmable (OTP) area is included
for security purposes. Either 1K Words (x16 Bus
Width) or 1K Double-Words (x32 Bus Width) is
available in the OTP area. The process of reading
from and writing to the OTP area is not published
for security purposes; contact STMicroelectronics
for details on how to use the OTP area.
The memory is offered in various packages. The
M58LV064A is available in TSOP56 (14 x 20 mm)
and TBGA64 (1mm pitch). The M58LV064B is
available in TBGA80 (1mm pitch).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M58LW032C | 32 Mbit 2Mb x16, Uniform Block, Burst 3V Supply Flash Memory |
| M58LW032C110N1 | 32 Mbit 2Mb x16, Uniform Block, Burst 3V Supply Flash Memory |
| M58LW032C110N1E | 32 Mbit 2Mb x16, Uniform Block, Burst 3V Supply Flash Memory |
| M58LW032C110N1F | 32 Mbit 2Mb x16, Uniform Block, Burst 3V Supply Flash Memory |
| M58LW032C110N1T | 32 Mbit 2Mb x16, Uniform Block, Burst 3V Supply Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M58LV064B | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit 4Mb x16 or 2Mb x32, Uniform Block, Burst 3V Supply Flash Memories |
| M58LV064B150N1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit 4Mb x16 or 2Mb x32, Uniform Block, Burst 3V Supply Flash Memories |
| M58LV064B150N6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit 4Mb x16 or 2Mb x32, Uniform Block, Burst 3V Supply Flash Memories |
| M58LV064B150ZA1 | 功能描述:閃存 4Mx16 or 2Mx32 150ns RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M58LV064B150ZA1T | 功能描述:閃存 4Mx16 or 2Mx32 150ns RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。