- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359067 > M48TY-85MH1TR (意法半導(dǎo)體) 3.3V-5V TIMEKEEPER CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | M48TY-85MH1TR |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 3.3V-5V TIMEKEEPER CONTROLLER |
| 中文描述： | 3.3 - 5V的計(jì)時(shí)控制器 |
| 文件頁(yè)數(shù)： | 11/33頁(yè) |
| 文件大?。?/td> | 477K |
| 代理商： | M48TY-85MH1TR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
11/33
M48T201Y, M48T201V
WRITE Mode
The M48T201Y/V is in the WRITE Mode whenever
W (WRITE Enable) and E (Chip Enable) are low
state after the address inputs are stable. The start
of a WRITE is referenced from the latter occurring
falling edge of W or E. A WRITE is terminated by
the earlier rising edge of W or E. The addresses
must be held valid throughout the cycle. E or W
must return high for a minimum of t
EHAX
from Chip
Enable or t
WHAX
from WRITE Enable prior to the
initiation of another READ or WRITE Cycle. Data-
in must be valid t
DVWH
prior to the end of WRITE
and remain valid for t
WHDX
afterward. G should be
kept high during WRITE Cycles to avoid bus con-
tention; although, if the output bus has been acti-
vated by a low on E and G a low on W will disable
the outputs t
WLQZ
after W falls.
When the address value presented to the
M48T201Y/V during the WRITE is in the range of
7FFFFh-7FFF0h, one of the on-board TIME-
KEEPER
registers will be selected and data will
be written into the device. When the address value
presented to M48T201Y/V is outside the range of
TIMEKEEPER registers, an external SRAM loca-
tion is selected.
Figure 7. WRITE Cycle Timing: RTC & External RAM Control Signals
AI02336
GCON
W
DQ0-DQ7
G
ECON
DATA IN
VALID
ADDRESS
tAVAV
E
tAVEH
tAVAV
tAVAV
WRITE
WRITE
READ
DATA OUT
VALID
DATA OUT
VALID
tAVWH
tAVQV
tWLWH
tWHDX
tWHAX
tWHQX
tEPD
tEPD
tRO
tWLQZ
tDVWH
tGLQV
tEHQZ
tDVEH
DATA IN
VALID
tELEH
tEHAX
tAVEL
tEHDX
tAVWL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M48TY-85PM1 | 3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48Z02 | 16 Kbit 2Kb x 8 ZEROPOWER SRAM |
| M48Z02-150PC1 | FILTER SAW BANDPASS 44MHZ |
| M48Z02-150PC1TR | FILTER SAW BANDPASS 44MHZ 5-SIP |
| M48Z02-150PC6 | 5V, 16 Kbit (2Kb x 8) ZEROPOWER SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M48TY-85PM1 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48Z02 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5V, 16Kbit (2Kb x 8) ZEROPOWER SRAM |
| M48Z02_07 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5V, 16Kbit (2Kb x 8) ZEROPOWER SRAM |
| M48Z02_10 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5 V, 16 Kbit (2 Kb x 8) ZEROPOWER? SRAM |
| M48Z02_11 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:5 V, 16 Kbit (2 Kb x 8) ZEROPOWER?? SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。