參數(shù)資料
型號: M48TY-85MH1
廠商: 意法半導(dǎo)體
英文描述: 3.3V-5V TIMEKEEPER CONTROLLER
中文描述: 3.3 - 5V的計時控制器
文件頁數(shù): 22/33頁
文件大?。?/td> 477K
代理商: M48TY-85MH1
M48T201Y, M48T201V
22/33
Battery Low Warning
The M48T201Y/V automatically performs battery
voltage monitoring upon power-up and at factory-
programmed time intervals of approximately 24
hours. The Battery Low (BL) Bit, Bit D4 of Flags
Register 7FFF0h, will be asserted if the battery
voltage is found to be less than approximately
2.5V. The BL Bit will remain asserted until comple-
tion of battery replacement and subsequent bat-
tery low monitoring tests, either during the next
power-up sequence or the next scheduled 24-hour
interval.
If a battery low is generated during a power-up se-
quence, this indicates that the battery is below ap-
proximately 2.5V and may not be able to maintain
data integrity in the SRAM. Data should be consid-
ered suspect and verified as correct. A fresh bat-
tery should be installed.
If a battery low indication is generated during the
24-hour interval check, this indicates that the bat-
tery is near end of life. However, data is not com-
promised due to the fact that a nominal V
CC
is
supplied. In order to insure data integrity during
subsequent periods of battery back-up mode, the
battery should be replaced. The SNAPHAT
top
may be replaced while V
CC
is applied to the de-
vice.
Note:
This will cause the clock to lose time during
the interval the battery/crystal is removed.
The M48T201Y/V only monitors the battery when
a nominal V
CC
is applied to the device. Thus appli-
cations which require extensive durations in the
battery back-up mode should be powered-up peri-
odically (at least once every few months) in order
for this technique to be beneficial. Additionally, if a
battery low is indicated, data integrity should be
verified upon power-up via a checksum or other
technique.
Initial Power-on Defaults
Upon application of power to the device, the fol-
lowing register bits are set to a '0' state: WDS;
BMB0-BMB4; RB0-RB1; AFE; ABE; SQWE; W; R;
FT (see Table
9
).
Table 9. Default Values
Note: 1. WDS, BMB0-BMB4, RB0, RB1.
2. State of other control bits undefined.
3. State of other control bits remains unchanged.
4. Assuming these bits set to '1' prior to power-down.
Condition
W
R
FT
AFE
ABE
SQWE
WATCHDOG
Register
(1)
Initial Power-up
(Battery Attach for SNAPHAT)
(2)
0
0
0
0
0
0
0
RESET
(3)
0
0
0
0
0
0
0
Power-down
(4)
0
0
0
1
1
1
0
相關(guān)PDF資料
PDF描述
M48TY-85MH1TR 3.3V-5V TIMEKEEPER CONTROLLER
M48TY-85PM1 3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM
M48Z02 16 Kbit 2Kb x 8 ZEROPOWER SRAM
M48Z02-150PC1 FILTER SAW BANDPASS 44MHZ
M48Z02-150PC1TR FILTER SAW BANDPASS 44MHZ 5-SIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M48TY-85MH1TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V TIMEKEEPER CONTROLLER
M48TY-85PM1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM
M48Z02 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V, 16Kbit (2Kb x 8) ZEROPOWER SRAM
M48Z02_07 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V, 16Kbit (2Kb x 8) ZEROPOWER SRAM
M48Z02_10 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5 V, 16 Kbit (2 Kb x 8) ZEROPOWER? SRAM