
155
REGISTER
OFFSET (hex)
6F
TYPE
R
HARD
RESET
-
VCC
POR
-
VTR
POR
-
VBAT POR
-
SOFT
RESET
-
REGISTER
Reserved – reads
return 0
GPIO_CNTRL_
INDEX
GPIO_CNTRL_
DATA
Reserved – reads
return 0
70
R/W
-
-
0x00
-
-
71
R/W
-
-
0x00
-
-
72-7F
R
-
-
-
-
-
Note 1: The WDT_CTRL register contains some bits that are read or write only.
Note 2: Bit 0 of the WDT_CTRL register is not cleared by HARD RESET.
Note 3: The Device Disable register is read-only when GP43 register bit[3:2]=01 and GP43 pin is
high.
Note 4: Bit 3 of the GP5 register is reset (cleared) on VCC POR and Hard Reset (and VTR POR).
Note 5: Bits[3:2] of the GP43 register are reset (cleared) on VTR POR, VCC POR and Hard Reset.
Note 6: The default of SMI_STS1 on VTR POR will be 0x22 if there is an intrusion event under VBAT
power only, 0x03 if there is a LOW_BAT event under VBAT power only or 0x23 if both events
occur or a VBAT POR occurs. Bit 0 will be set to ‘1’ on VCC POR if the battery voltage drops
below 2.4V under VTR power (VCC=0) or under battery power only. Bit 1 is set on VCC
POR, VTR POR, hard reset and soft reset since the parallel port interrupt defaults to ‘1’ when
the parallel port activate bit is cleared.
Note 7: The default of PME_STS9 on VTR POR will be 0x04 if there is an intrusion event under VBAT
power only, 0x08 if there is a LOW_BAT event under VBAT power only or 0x0C if both events
occur or a VBAT POR occurs. Bit 3 will be set to ‘1’ on VCC POR if the battery voltage drops
below 2.4V under VTR power (VCC=0) or under battery power only.
Note 8: Bits[7:5] of the GP2 register is read only.
Note 9: Bit 0 of the PME_STS8 register is set on VCC POR, VTR POR, hard reset and soft reset
since the parallel port interrupt defaults to ‘1’ when the parallel port activate bit is cleared.
Note 10:
Bit 1 of the Device Disable Register is reset on VCC POR, VTR POR and Hard
Reset.
Note 11:
The GPIO_CNTRL_INDEX and GPIO_CNTRL_DATA registers are used to access
the GP60-GP67, GP70-GP77 and GP80-GP86 registers. Refer to the following
section.
Note 12:
Bit 5 of GP3 is set to ‘1’ on VTR POR, VCC POR and Hard Reset.