
LatticeECP/EC and LatticeXP
Lattice Semiconductor
sysIO Usage Guide
8-18
Verilog for Synplify
This section lists syntax and examples for all the sysIO Attributes in Verilog using the Synplify synthesis tool.
Syntax
Table 8-9. Verilog Synplify Attribute Syntax
Examples
//IO_TYPE, PULLMODE, SLEWRATE and DRIVE assignment
output portB /*synthesis IO_TYPE="LVCMOS33" PULLMODE =”UP” SLEWRATE =”FAST”
DRIVE =”20”*/;
output portC /*synthesis IO_TYPE="LVDS25" */;
//OPENDRAIN
output portA /*synthesis OPENDRAIN =”O(jiān)N”*/;
//PCICLAMP
output portA /*synthesis IO_TYPE="PCI33" PULLMODE =”PCICLAMP”*/;
// Fixeddelay
input load /* synthesis FIXEDDELAY="TRUE" */;
// Place the flip-flops near the load input
input load /* synthesis din=”” */;
// Place the flip-flops near the outload output
output outload /* synthesis dout=”” */;
Attribute
Syntax
IO_TYPE
PinType PinName /* synthesis IO_TYPE=”IO_Type Value”*/;
OPENDRAIN
PinType PinName /* synthesis OPENDRAIN =”O(jiān)penDrain Value”*/;
DRIVE
PinType PinName /* synthesis DRIVE=”Drive Value”*/;
PULLMODE
PinType PinName /* synthesis PULLMODE=”Pullmode Value”*/;
PCICLAMP
PinType PinName /* synthesis PCICLAMP =” PCIClamp Value”*/;
SLEWRATE
PinType PinName /* synthesis SLEWRATE=”Slewrate Value”*/;
FIXEDDELAY
PinType PinName /* synthesis FIXEDDELAY=”Fixeddelay Value”*/;
DIN
PinType PinName /* synthesis DIN=” “*/;
DOUT
PinType PinName /* synthesis DOUT=” “*/;
LOC
PinType PinName /* synthesis LOC=”pin_locations “*/;