- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11585 > KSZ8841-16MBL (Micrel Inc)IC MAC CTLR 1PORT ETH 100-LBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | KSZ8841-16MBL |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 11/105頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MAC CTLR 1PORT ETH 100-LBGA |
| 標(biāo)準(zhǔn)包裝： | 260 |
| 控制器類型： | 以太網(wǎng)控制器，MAC |
| 接口： | 總線 |
| 電源電壓： | 3.1 V ~ 3.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LBGA |
| 供應(yīng)商設(shè)備封裝： | 100-LFBGA |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁(yè)面： | 1080 (CN2011-ZH PDF) |
| 其它名稱： | 576-3075 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)
Micrel, Inc.
KSZ8841-16/32 MQL/MVL/MBL
October 2007
13
M9999-102207-1.6
Pin Number
Pin Name
Type
Pin Function
15
SRDYN
Opu
Synchronous Ready Not
Ready signal to interface with synchronous bus for both EISA-like and VLBus-like extend
accesses.
For VLBus-like mode, the falling edge of this signal indicates ready. This signal is
synchronous to the bus clock signal BCLK.
For burst mode (32-bit interface only), the KSZ8841M drives this pin low to signal wait
states.
16
INTRN
Opd
Interrupt
Active Low signal to host CPU to indicate an interrupt status bit is set, this pin need an
external 4.7K pull-up resistor.
17
LDEVN
Opd
Local Device Not
Active Low output signal, asserted when AEN is Low and A15-A4 decode to the
KSZ8841M address programmed into the high byte of the base address register. LDEVN
is a combinational decode of the Address and AEN signal.
18
RDN
Ipd
Read Strobe Not
Asynchronous read strobe, active Low.
19
EECS
Opu
EEPROM Chip Select
This signal is used to select an external EEPROM device.
20
ARDY
Opd
Asynchronous Ready
ARDY may be used when interfacing asynchronous buses to extend bus access cycles. It
is asynchronous to the host CPU or bus clock. this pin need an external 4.7K pull-up
resistor.
21
CYCLEN
Ipd
Cycle Not
For VLBus-like mode cycle signal; this pin follows the addressing cycle to signal the
command cycle.
For burst mode (32-bit interface only), this pin stays High for read cycles and Low for write
cycles.
22
NC
Opd
No Connect
23
DGND
Gnd
Digital IO ground
24
VDDCO
P
1.2V digital core voltage output (internal 1.2V LDO power supply output), this 1.2V output
pin provides power to VDDC, VDDA and VDDAP pins. It is recommended this pin should
be connected to 3.3V power rail by a 100 ohm resistor for the internal LDO application
Note: Internally generated power voltage. Do not connect an external power supply to this
pin. This pin is used for connecting external filter (Ferrite bead and capacitors).
25
VLBUSN
Ipd
VLBus-like Mode
Pull-down or float: Bus interface is configured for synchronous mode.
Pull-up: Bus interface is configured for 8-bit or 16-bit asynchronous mode or EISA-like
burst mode.
26
EEEN
Ipd
EEPROM Enable
EEPROM is enabled and connected when this pin is pull-up.
EEPROM is disabled when this pin is pull-down or no connect.
27
P1LED3
Opd
Port 1 LED indicator
See the description in pins 3, 4, and 5.
28
EEDO
Opd
EEPROM Data Out
This pin is connected to DI input of the serial EEPROM.
29
EESK
Opd
EEPROM Serial Clock
A 4
s (OBCR[1:0]=11 on-chip bus speed @ 25 MHz) or 800 ns (OBCR[1:0]=00 on-chip
bus speed @ 125 MHz) serial output clock cycle to load configuration data from the serial
EEPROM.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC12LCE518-04I/SM | IC MCU OTP 512X12 LV W/EE 8-SOIJ |
| PIC12CE519T-04/SN | IC MCU OTP 1KX12 W/EE 8SOIC |
| KSZ8841-16MQL | IC MAC CTRLR 8/16BIT 128-PQFP |
| PIC12CE518-04E/SM | IC MCU OTP 512X12 W/EE 8-SOIC |
| KSZ8895RQ | IC 10/100-T 5 PORT SW 128PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8841-16MBL-EVAL | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Single-Port Ethernet MAC Controller with Non-PCI Interface |
| KSZ8841-16MBLI | 功能描述:以太網(wǎng) IC 10/100BT Ethernet MAC + PHY with Generic (8, 16-Bit) Bus Interface (I-Temp) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8841-16MQL | 功能描述:以太網(wǎng) IC Single Ethernet Port + Generic (8, 16-bit) bus interface( Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8841-16MQL A6 | 功能描述:IC MAC CTRLR 8/16BIT 128-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| KSZ8841-16MQL-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 KSZ8841-16MQL Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。