- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383182 > ISL90810UIU8Z-TK (INTERSIL CORP) Low Noise/Low Power/I2C Bus/256 Taps PDF資料下載
參數(shù)資料
| 型號： | ISL90810UIU8Z-TK |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字電位計 |
| 英文描述： | Low Noise/Low Power/I2C Bus/256 Taps |
| 中文描述： | 50K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO8 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MO-187AA, MSOP-8 |
| 文件頁數(shù)： | 4/11頁 |
| 文件大?。?/td> | 1126K |
| 代理商： | ISL90810UIU8Z-TK |
4
FN8234.1
October 13, 2005
t
DCP
(Note 13) DCP Wiper Response Time
SCL falling edge of last bit of DCP Data Byte to
wiper change
1
μs
Vpor
Power-On Recall Voltage
Minimum V
CC
at which memory recall occurs
1.8
2.6
V
V
CC
Ramp
t
D
(Note 13)
V
CC
Ramp Rate
0.2
V/ms
Power-Up Delay
V
CC
above Vpor, to DCP Initial Value Register
recall completed, and I
2
C Interface in standby state
3
ms
SERIAL INTERFACE SPECIFICATIONS
V
IL
SDA, and SCL Input Buffer LOW
Voltage
-0.3
0.3*V
CC
V
V
IH
SDA, and SCL Input Buffer HIGH
Voltage
0.7*V
CC
V
CC
+0.3
V
Hysteresis
(Note 13)
V
OL
(Note 13)
SDA and SCL Input Buffer Hysteresis
0.05*
V
CC
V
SDA Output Buffer LOW Voltage,
Sinking 4mA
Cpin
(Note 13) SDA, and SCL Pin Capacitance
0
0.4
V
10
pF
f
SCL
SCL Frequency
400
kHz
t
IN
(Note 13)
Pulse Width Suppression Time at
SDA and SCL Inputs
Any pulse narrower than the max spec is
suppressed.
50
ns
t
AA
(Note 13)
SCL Falling Edge to SDA Output Data
Valid
t
BUF
(Note 13) Time the Bus Must be Free Before the
Start of a New Transmission
SCL falling edge crossing 30% of V
CC
, until SDA
exits the 30% to 70% of V
CC
window.
900
ns
SDA crossing 70% of V
CC
during a STOP
condition, to SDA crossing 70% of V
CC
during
the following START condition.
1300
ns
t
LOW
Clock LOW Time
Measured at the 30% of V
CC
crossing.
1300
ns
t
HIGH
Clock HIGH Time
Measured at the 70% of V
CC
crossing.
600
ns
t
SU:STA
START Condition Setup Time
SCL rising edge to SDA falling edge. Both
crossing 70% of V
CC
.
600
ns
t
HD:STA
START Condition Hold Time
From SDA falling edge crossing 30% of V
CC
to
SCL falling edge crossing 70% of V
CC
.
600
ns
t
SU:DAT
Input Data Setup Time
From SDA exiting the 30% to 70% of V
CC
window, to SCL rising edge crossing 30% of V
CC
100
ns
t
HD:DAT
Input Data Hold Time
From SCL rising edge crossing 70% of V
CC
to
SDA entering the 30% to 70% of V
CC
window.
0
ns
t
SU:STO
STOP Condition Setup Time
From SCL rising edge crossing 70% of V
CC
, to
SDA rising edge crossing 30% of V
CC
.
600
ns
t
HD:STO
STOP Condition Hold Time for Read,
or Volatile Only Write
From SDA rising edge to SCL falling edge. Both
crossing 70% of V
CC
.
600
ns
t
DH
(Note 13)
Output Data Hold Time
From SCL falling edge crossing 30% of V
CC
, until
SDA enters the 30% to 70% of V
CC
window.
0
ns
t
R
(Note 13)
SDA and SCL Rise Time
From 30% to 70% of V
CC
20 +
0.1 * Cb
250
ns
t
F
(Note 13)
SDA and SCL Fall Time
From 70% to 30% of V
CC
20 +
0.1 * Cb
250
ns
Cb
(Note 13)
Rpu
(Note 13)
Capacitive Loading of SDA or SCL
Total on-chip and off-chip
10
400
pF
SDA and SCL Bus Pull-Up Resistor
Off-Chip
Maximum is determined by t
R
and t
F
.
For Cb = 400pF, max is about 2~2.5k
.
For Cb = 40pF, max is about 15~20k
1
k
Operating Specifications
Over the recommended operating conditions unless otherwise specified.
(Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
(Note 1)
MAX
UNITS
ISL90810
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL90840UAV2027Z | Quad Digitally Controlled Potentiometers (XDCP) |
| ISL90840WAV2027Z | Quad Digitally Controlled Potentiometers (XDCP) |
| ISL90842UIV1427Z | Quad Digitally Controlled Variable Resistors |
| ISL90842WIV1427Z | Quad Digitally Controlled Variable Resistors |
| ISL90843UIU1027Z | Quad Digital Controlled Potentiometers (XDCP⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL90810WAU8Z | 功能描述:IC POT XDCP SGL LN LP 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| ISL90810WAU8Z-TK | 功能描述:IC POT XDCP SGL LN LP 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| ISL90810WIU8 | 功能描述:IC XDCP 256-TAP 10KOHM 8-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| ISL90810WIU8-TK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/I2C Bus/256 Taps |
| ISL90810WIU8Z | 功能描述:IC XDCP 256-TAP 10KOHM 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。