- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8956 > ICS1562BM-201-4LFT (IDT, Integrated Device Technology Inc)IC VIDEO CLK SYNTHESIZER 16-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS1562BM-201-4LFT |
| 廠(chǎng)商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 3/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC VIDEO CLK SYNTHESIZER 16-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類(lèi)型： | 時(shí)鐘/頻率合成器，時(shí)鐘發(fā)生器，扇出配送 |
| PLL： | 是 |
| 輸入： | CMOS，TTL，晶體 |
| 輸出： | CMOS，PECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:3 |
| 差分 - 輸入:輸出： | 無(wú)/是 |
| 頻率 - 最大： | 260MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
| 其它名稱(chēng)： | 1562BM-201-4LFT |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
Register Mapping - ICS1562B-201 (Serial Programming Option)
NOTE: IT IS NOT NECESSARY TO UNDERSTAND THE FUNCTION OF THESE BITS TO USE THE ICS1562B. PC SOFTWARE IS AVAILABLE
FROM ICS TO AUTOMATICALLY GENERATE ALL REGISTER VALUES BASED ON REQUIREMENTS. CONTACT FACTORY FOR DETAILS.
BIT(S)
BIT REF.
DESCRIPTION
1-4
N1[0]..N1[3]
Sets N1 modulus according to this table. These bits are set to implement
a divide-by-four on power-up.
N1[3]
N1[2]
N1[1]
N1[0]
RATIO
0000
3
0001
4
0010
4
0011
5
0100
6
0101
8
0110
8
0111
10
1X
0
12
1X
0
1
16
1X
1
0
16
1X
1
20
5
RESERVED
Must be set to zero.
6
JAMPLL
Tristates phase detector outputs, resets phase detector logic, and resets
R, A, M, and N2 counters.
7
DACRST
Set to zero for normal operations. When set to one, the CLK+ output is
kept high and the CLK- output is kept low. (All other device functions are
unaffected.) When returned to zero, the CLK+ and CLK- outputs will
resume toggling on a rising edge of the LD output (+/
1 CLK period).
To initiate a RAMDAC reset sequence, simply write a one to this register
bit followed by a zero.
8
SELXTAL
When set to logic 1, passes the reference frequency to the post-scaler.
9
ALTLOOP
Controls substitution of N1 and N2 dividers into feedback loop of PLL.
When this bit is a logic 1, the N1 and N2 dividers are used.
10
SCEN
VRAM shift clock enable bit. When logic 1, the BLANK pin can be used
to disable the LD/N2 output.
11
EXTFBKEN
External PLL feedback select. When logic 1, the EXTFBK pin is used for
the phase-frequency detector feedback input.
12
PDRSTEN
Phase detector reset enable control bit. When this bit is set, a high level
on the BLANK input will disable PLL locking. See "Internal Feedback
Operation" section for more details on the operation of this function.
ICS1562B
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843002AKI-40LFT | IC SYNTHESIZER LVPECL 32-VFQFPN |
| VI-BND-MV-F4 | CONVERTER MOD DC/DC 85V 150W |
| VI-BND-MV-F3 | CONVERTER MOD DC/DC 85V 150W |
| VI-BND-MV-F1 | CONVERTER MOD DC/DC 85V 150W |
| MS3454W16-9SW | CONN RCPT 4POS JAM NUT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL28005FH50Z-T7A | 功能描述:放大器 IC 開(kāi)發(fā)工具 ISL28005FH50Z MICROP WR CUR SENSE AMP W/ RoHS:否 制造商:International Rectifier 產(chǎn)品:Demonstration Boards 類(lèi)型:Power Amplifiers 工具用于評(píng)估:IR4302 工作電源電壓:13 V to 23 V |
| ISL28006 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Micropower, Rail to Rail Input Current Sense Amplifier |
| ISL28006_10 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Micropower, Rail to Rail Input Current Sense Amplifier with Voltage Output |
| ISL28006_11 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Micropower, Rail to Rail Input Current Sense Amplifier |
| ISL28006FH-100EVAL1Z | 功能描述:放大器 IC 開(kāi)發(fā)工具 ISL28006FH EVALRD 1 5LD GAIN OF 100 RoHS:否 制造商:International Rectifier 產(chǎn)品:Demonstration Boards 類(lèi)型:Power Amplifiers 工具用于評(píng)估:IR4302 工作電源電壓:13 V to 23 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。