
3 System services
/ 30
5
3
System services
System services include all the necessary logic to start up and maintain the IMS C011.
3.1
Power
Power is supplied to the device via the
VDD
and
GND
pins. The supply must be decoupled close to the
chip by at least one 100 nF low inductance (e.g. ceramic) capacitor between
VDD
and
GND
. Four layer
boards are recommended; if two layer boards are used, extra care should be taken in decoupling.
AC noise between
VDD
and
GND
must be kept below 200 mV peak to peak at all frequencies above
100 KHz. AC noise between
VDD
and the ground reference of load capacitances must be kept below
200 mV peakto peak at all frequencies above30 MHz. Input voltages must not exceed specificationwith
respect to
VDD
and
GND
, even during power-up and power-downramping, otherwiselatchupcan occur.
CMOS devices can be permanently damaged by excessive periods of latchup.
3.2
CapMinus
The internally derived power supply for internal clocks requires an external low leakage, low inductance
1 F capacitor to be connected between
VDD
and
CapMinus
. A ceramic capacitor is preferred, with an
impedance less than 3 Ohms between100 KHzand 10 MHz. If a polarisedcapacitor isused the negative
terminal shouldbe connectedto
CapMinus
.TotalPCB track lengthshould be less than 50mm. Theposi-
tiveconnection ofthecapacitormustbeconnecteddirectlyto
VDD
.Connectionsmustnototherwisetouch
power supplies or other noise sources.
Phase–locked
loops
VDD
GND
CapMinus
P.C.B track
P.C.B track
Decoupling
capacitor 1 F
pin
VDD
Figure 3.1
Recommended PLL decoupling
3.3
ClockIn
Transputerfamily components usea standardclock frequency,supplied bythe useronthe
ClockIn
input.
The nominal frequency of this clock for all transputer family components is 5 MHz, regardless of device
type, transputer word length or processor cycle time. High frequency internal clocks are derived from
ClockIn
, simplifying system design and avoiding problems of distributing high speed clocks externally.
Anumberoftransputerfamilydevicesmaybeconnectedtoacommonclock,ormayhaveindividualclocks
providing each one meets the specified stability criteria. In a multi-clock system the relative phasing of
ClockIn
clocks isnot important,dueto theasynchronous natureof the links.Mark/space ratio isunimpor-
tant provided the specified limits of
ClockIn
pulse widths are met.
Oscillator stability is important.
ClockIn
must be derived from a crystal oscillator; RC oscillators are not
sufficiently stable.
ClockIn
must not be distributed through a long chain of buffers.Clock edges must be
monotonic and remain within the specified voltage and time limits.