
CPU16
REFERENCE MANUAL
INSTRUCTION GLOSSARY
MOTOROLA
6-109
FDIV
Operation:
Unsigned Fractional Divide
FDIV
(D)
/
(IX)
IX
Remainder
D
Description:
Divides a 16-bit unsigned dividend contained in accumulator D by a
16-bit unsigned divisor contained in index register X. The quotient is
placed in IX and the remainder is placed in D.
There is an implied radix point to the left of the quotient (IX15). An
implied radix point is assumed to occupy the same position in both
dividend and divisor. If the dividend is greater than or equal to the di-
visor, or if the divisor is equal to zero, (IX) is set to $FFFF and (D) is
indeterminate. To maintain compatibility with the M68HC11, no ex-
ception is generated on overflow or division by zero.
Syntax:
Standard
Condition Code Register:
S:
Not affected.
Not affected.
Not affected.
Not affected.
Not affected.
Set if (IX)
=
$0000 as a result of operation; else cleared.
Set if (IX)
≤
(D) before operation; else cleared.
Set if (IX)
=
$0000 before operation; else cleared.
Not affected.
Not affected.
Not affected.
Instruction Format:
MV:
H:
EV:
N:
Z:
V:
C:
IP:
SM:
PK:
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
S
MV
H
EV
N
Z
V
C
IP
SM
PK
—
—
—
—
—
—
—
—
Addressing Mode
INH
Opcode
372B
Operand
—
Cycles
22
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.