- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄367352 > HY5DU28822DLT 16Mx8|2.5V|4K|J/M/K/H/L|DDR SDRAM - 128M PDF資料下載
參數(shù)資料
| 型號(hào)： | HY5DU28822DLT |
| 英文描述： | 16Mx8|2.5V|4K|J/M/K/H/L|DDR SDRAM - 128M |
| 中文描述： | 16Mx8 |為2.5V | 4K的|焦耳/米/九龍/高/升| DDR SDRAM內(nèi)存- 128M的 |
| 文件頁(yè)數(shù)： | 15/37頁(yè) |
| 文件大小： | 336K |
| 代理商： | HY5DU28822DLT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
Rev. 0.3 / Dec. 01
15
HY5DU12422T
HY5DU12822T
HY5DU121622T
CKE FUNCTION TRUTH TABLE
Note :
When CKE=L, all DQ and DQS must be in Hi-Z state.
1. CKE and /CS must be kept high for a minimum of 200 stable input clocks before issuing any command.
2. All command can be stored after 2 clocks from low to high transition of CKE.
3. Illegal if CK is suspended or stopped during the power down mode.
4. Self refresh can be entered only from the all banks idle state.
5. Disabling CK may cause malfunction of any bank which is in active state.
Current
State
CKEn-
1
CKEn
/ CS
/ RAS
/ CAS
/ WE
/ ADD
Action
SELF
REFRESH
1
H
X
X
X
X
X
X
INVALID
L
H
H
X
X
X
X
Exit self refresh, enter idle after tSREX
L
H
L
H
H
H
X
Exit self refresh, enter idle after tSREX
L
H
L
H
H
L
X
ILLEGAL
L
H
L
H
L
X
X
ILLEGAL
L
H
L
L
X
X
X
ILLEGAL
L
L
X
X
X
X
X
NOP, continue self refresh
POWER
DOWN
2
H
X
X
X
X
X
X
INVALID
L
H
H
X
X
X
X
Exit power down, enter idle
L
H
L
H
H
H
X
Exit power down, enter idle
L
H
L
H
H
L
X
ILLEGAL
L
H
L
H
L
X
X
ILLEGAL
L
H
L
L
X
X
X
ILLEGAL
L
L
X
X
X
X
X
NOP, continue power down mode
ALL BANKS
IDLE
4
H
H
X
X
X
X
X
See operation command truth table
H
L
L
L
L
H
X
Enter self refresh
H
L
H
X
X
X
X
Exit power down
H
L
L
H
H
H
X
Exit power down
H
L
L
H
H
L
X
ILLEGAL
H
L
L
H
L
X
X
ILLEGAL
H
L
L
L
H
X
X
ILLEGAL
H
L
L
L
L
L
X
ILLEGAL
L
L
X
X
X
X
X
NOP
ANY STATE
OTHER
THAN
ABOVE
H
H
X
X
X
X
X
See operation command truth table
H
L
X
X
X
X
X
ILLEGAL
5
L
H
X
X
X
X
X
INVALID
L
L
X
X
X
X
X
INVALID
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY5DU28822DT | 16Mx8|2.5V|4K|J/M/K/H/L|DDR SDRAM - 128M |
| HY5DU28822T | 16Mx8|2.5V|4K|H/L|DDR SDRAM - 128M |
| HY5DU561622AF | 16Mx16|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU561622ALF | 16Mx16|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU561622ALT | 16Mx16|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY5DU28822DLT-X | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Mb-S DDR SDRAM |
| HY5DU28822DT | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Mb-S DDR SDRAM |
| HY5DU28822DT-X | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Mb-S DDR SDRAM |
| HY5DU28822ETP | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Mb DDR SDRAM |
| HY5DU28822T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16Mx8|2.5V|4K|H/L|DDR SDRAM - 128M |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。