- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384466 > HY57V64420HG (Hynix Semiconductor Inc.) 4 Banks x 4M x 4Bit Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | HY57V64420HG |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | 4 Banks x 4M x 4Bit Synchronous DRAM |
| 中文描述： | 4銀行x 4米× 4位同步DRAM |
| 文件頁數(shù)： | 2/11頁 |
| 文件大?。?/td> | 151K |
| 代理商： | HY57V64420HG |
HY57V64420HG
Rev. 0.4/Nov. 01
2
PIN CONFIGURATION
PIN DESCRIPTION
PIN
PIN NAME
DESCRIPTION
CLK
Clock
The system clock input. All other inputs are registered to the SDRAM on the
rising edge of CLK
CKE
Clock Enable
Controls internal clock signal and when deactivated, the SDRAM will be one
of the states among power down, suspend or self refresh
CS
Chip Select
Enables or disables all inputs except CLK, CKE and DQM
BA0, BA1
Bank Address
Selects bank to be activated during RAS activity
Selects bank to be read/written during CAS activity
A0 ~ A11
Address
Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA9
Auto-precharge flag : A10
RAS, CAS, WE
Row Address Strobe,
Column Address Strobe,
Write Enable
RAS, CAS and WE define the operation
Refer function truth table for details
DQM
Data Input/Output Mask
Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ3
Data Input/Output
Multiplexed data input / output pin
V
DD
/V
SS
Power Supply/Ground
Power supply for internal circuits and input buffers
V
DDQ
/V
SSQ
Data Output Power/Ground
Power supply for output buffers
NC
No Connection
No connection
V
SS
NC
V
SSQ
NC
DQ3
V
DDQ
NC
NC
V
SSQ
NC
DQ2
V
DDQ
NC
V
SS
NC
DQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
DD
NC
V
DDQ
NC
DQ0
V
SSQ
NC
NC
V
DDQ
NC
DQ1
V
SSQ
NC
V
DD
NC
/WE
/CAS
/RAS
/CS
BA0
BA1
A10/AP
A0
A1
A2
A3
V
DD
54pin TSOP II
400mil x 875mil
0.8mm pin pitch
相關PDF資料 |
PDF描述 |
|---|---|
| HY5DU561622AT-M | 256M-S DDR SDRAM |
| HY5DU561622ALT-H | 256M-S DDR SDRAM |
| HY5DU561622ALT-J | 256M-S DDR SDRAM |
| HY5DU561622ALT-K | 256M-S DDR SDRAM |
| HY5DU561622ALT-L | 256M-S DDR SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HY57V64420HGLT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16Mx4|3.3V|4K|6|SDR SDRAM - 64M |
| HY57V64420HGLT-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SDRAM |
| HY57V64420HGLT-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SDRAM |
| HY57V64420HGLT-H | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 4M x 4Bit Synchronous DRAM |
| HY57V64420HGLT-K | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 4M x 4Bit Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。