- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223983 > HM6AEB36105BP40 1M X 36 DDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | HM6AEB36105BP40 |
| 元件分類： | SRAM |
| 英文描述： | 1M X 36 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, PLASTIC, FBGA-165 |
| 文件頁數(shù)： | 1/24頁 |
| 文件大小： | 261K |
| 代理商： | HM6AEB36105BP40 |
Rev.1.00 Sep 06, 2006 page 1 of 20
HM66AEB36105/HM66AEB18205
HM66AEB9405
36-Mbit DDR II SRAM Separate I/O
2-word Burst
REJ03C0047-0100
Rev.1.00
Sep.06.2006
Description
The HM66AEB36105 is a 1,048,576-word by 36-bit, the HM66AEB18205 is a 2,097,152-word by 18-bit, and the
HM66AEB9405 is a 4,194,304-word by 9-bit synchronous double data rate static RAM fabricated with advanced
CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry
and a burst counter. All input registers controlled by an input clock pair (K and
K) and are latched on the positive edge
of K and
K. These products are suitable for applications which require synchronous operation, high speed, low voltage,
high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.
Features
1.8 V ± 0.1 V power supply for core (V
DD)
1.4 V to V
DD power supply for I/O (VDDQ)
DLL circuitry for wide output data valid window and future frequency scaling
Separate independent read and write data ports
DDR read or write operation initiated each cycle
Separate data input/output bus
Two-tick burst for low DDR transaction size
Two input clocks (K and K) for precise DDR timing at clock rising edges only
Two output clocks (C and C) for precise flight time and clock skew matching-clock and data delivered together to
receiving device
Internally self-timed write control
Clock-stop capability with s restart
User programmable impedance output
Fast clock cycle time: 3.0 ns (333 MHz)/3.3 ns (300 MHz)/4.0 ns (250 MHz)/5.0 ns (200 MHz)/6.0 ns (167 MHz)
Simple control logic for easy depth expansion
JTAG boundary scan
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM76-408R2J | DATA LINE FILTER |
| HM76-40820J | DATA LINE FILTER |
| HM76-406R8J | DATA LINE FILTER |
| HM76-40681J | DATA LINE FILTER |
| HM76-40680J | DATA LINE FILTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM6AQB18202BPL50 | 功能描述:SRAM 36MB QDR SYNC 36MB 165FBGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:3,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:8K (1K x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| HM6C5332 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HM6C5332 - 1.2GHz/250MHz Dual Frequency Synthesizer |
| HM6EK-3 | 制造商:California Eastern Laboratories (CEL) 功能描述:HDMI Over Cat5 Or Cat6 |
| HM6F5201 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2.5GHz/510MHz Dual Frequency |
| HM6P5331 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HM6P5331 - 2.0GHz/500MHz Dual Frequency Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復。