參數(shù)資料
型號： ADSP-21065LKCAZ240
廠商： Analog Devices Inc
文件頁數(shù)： 10/44頁
文件大?。?/td> 0K
描述： IC DSP CTLR 32BIT 196CSPBGA
產品培訓模塊： SHARC Processor Overview
標準包裝： 1
系列： SHARC®
類型： 浮點
接口： 主機接口，串行端口
時鐘速率： 60MHz
非易失內存： 外部
芯片上RAM： 64kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 3.30V
工作溫度： 0°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 196-BGA，CSPBGA
供應商設備封裝： 196-CSPBGA（15x15）
包裝： 托盤
REV. C
ADSP-21065L
–18–
Synchronous Read/Write—Bus Master
Use these specifications for interfacing to external memory systems that require CLKIN-relative timing or for accessing a slave
ADSP-21065L (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous
memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master).
When accessing a slave ADSP-21065L, these switching characteristics must meet the slave’s timing requirements for synchronous
read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-21065L must also meet these (bus master) timing require-
ments for data and acknowledge setup and hold times.
Parameter
Min
Max
Unit
Timing Requirements:
tSSDATI
Data Setup Before CLKIN
0.25 + 2 DT
ns
tHSDATI
Data Hold After CLKIN
4.0 – 2 DT
ns
tDAAK
ACK Delay After Address,
MSx, SW, BMS1, 2
24.0 + 30 DT + W
ns
tSACKC
ACK Setup Before CLKIN
1
2.75 + 4 DT
ns
tHACK
ACK Hold After CLKIN
2.0 – 4 DT
ns
Switching Characteristics:
tDADRO
Address,
MSx, BMS, SW Delay After CLKIN1
7.0 – 2 DT
ns
tHADRO
Address,
MSx, BMS, SW Hold After CLKIN
0.5 – 2 DT
ns
tDRDO
RD High Delay After CLKIN
0.5 – 2 DT
6.0 – 2 DT
ns
tDWRO
WR High Delay After CLKIN
0.0 – 3 DT
6.0 – 3 DT
ns
tDRWL
RD/WR Low Delay After CLKIN
7.5 + 4 DT
11.75 + 4 DT
ns
tDDATO
Data Delay After CLKIN
22.0 + 10 DT
ns
tDATTR
Data Disable After CLKIN
3
1.0 – 2 DT
7.0 – 2 DT
ns
tDBM
BMSTR Delay After CLKIN
3.0
ns
tHBM
BMSTR Hold After CLKIN
–4.0
ns
W = (number of wait states specified in WAIT register)
tCK.
NOTES
1Data Hold: User must meet t
HDA or tHDRH or synchronous specification tHDATI. See system hold time calculation under test conditions for the calculation of hold
times given capacitive and dc loads.
2ACK is not sampled on external memory accesses that use the Internal wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be
valid by tDAAK or tDSAK or synchronous specification tSACKC for wait state modes External, Either, or Both (Both, if the internal wait state is zero). For the second and
subsequent cycles of a wait stated external memory access, synchronous specifications t SACKC and tHACKC must be met for wait state modes External, Either, or Both
(Both, after internal wait states have completed).
3See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.
相關PDF資料
PDF描述
ASM24DTBH-S189 CONN EDGECARD 48POS R/A .156 SLD
GEC08DREN-S13 CONN EDGECARD 16POS .100 EXTEND
AGM24DTBH-S189 CONN EDGECARD 48POS R/A .156 SLD
AYM24DTBD-S189 CONN EDGECARD 48POS R/A .156 SLD
ASM24DTBD-S189 CONN EDGECARD 48POS R/A .156 SLD
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21065LKCAZ-240 制造商:Analog Devices 功能描述:DSP SEMICONDUCTOR ((NS))
ADSP-21065LKCAZ240 制造商:Analog Devices 功能描述:IC 32-BIT DSP
ADSP-21065LKCAZ264 功能描述:IC DSP CTLR 32BIT 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-21065LKS-240 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 60MHz 60MIPS 208-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:ADSP-21065 60 MHZ - Bulk 制造商:Analog Devices 功能描述:IC SHARC DSP 60MHZ 21065 MQFP208
ADSP-21065LKS-264 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 66MHz 66MIPS 208-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:ADSP-21065L 66 MHZ COMMERCIAL GRADE - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NS))
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*