參數(shù)資料
型號: GMS87C7216LQ
廠商: Electronic Theatre Controls, Inc.
元件分類: 數(shù)學(xué)處理器
英文描述: 8-BIT SINGLE-CHIP MICROCONTROLLERS
中文描述: 8位單晶片微控制器
文件頁數(shù): 65/121頁
文件大?。?/td> 1645K
代理商: GMS87C7216LQ
GMS81C7208/7216
FEB. 2005 Ver 1.04
61
17.1 Interrupt Sequence
An interrupt request is held until the interrupt is accepted or the
interrupt latch is cleared to “0” by a reset or an instruction. Inter-
rupt acceptance sequence requires 8
f
XIN
(2
μ
s at
f
MAIN
=4.19MHz) after the completion of the current instruction
execution. The interrupt service task is terminated upon execu-
tion of an interrupt return instruction [RETI].
Interrupt Acceptance
1. The interrupt master enable flag (I-flag) is cleared to
“0” to temporarily disable the acceptance of any follow-
ing maskable interrupts. When a non-maskable inter-
rupt is accepted, the acceptance of any following
interrupts is temporarily disabled.
2. Interrupt request flag for the interrupt source accepted is
cleared to “0”.
3. The contents of the program counter (return address)
and the program status word are saved (pushed) onto the
stack area. The stack pointer decreases 3 times.
4. The entry address of the interrupt service program is
read from the vector table address and the entry address
is loaded to the program counter.
5. The instruction stored at the entry address of the inter-
rupt service program is executed.
Figure 17-4 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction
A interrupt request is not accepted until the I-flag is set to “1”
even if a requested interrupt has higher priority than that of the
current interrupt being serviced.
When nested interrupt service is required, the I-flag should be set
to “1” by “EI” instruction in the interrupt service program. In this
case, acceptable interrupt sources are selectively enabled by the
individual interrupt enable flags.
Saving/Restoring General Purpose Register
During interrupt acceptance processing, the program counter and
the program status word are automatically saved on the stack, but
accumulator and other registers are not saved itself. These regis-
ters are saved by the software if necessary. Also, when multiple
interrupt services are nested, it is necessary to avoid using the
same data memory area for saving registers.
The following method is used to save/restore the general-purpose
registers.
V.L.
System clock
Address Bus
PC
SP
SP-1
SP-2
V.H.
New PC
V.L.
Data Bus
Not used
PCH
PCL
PSW
ADL
OP code
ADH
Instruction Fetch
Internal Read
Internal Write
Interrupt Processing Step
Interrupt Service Task
V.L. and V.H. are vector addresses.
ADL and ADH are start addresses of interrupt service routine as vector contents.
Watch Timer
Vector Table Address
012
H
0E3
H
0FFE4
H
0FFE5
H
0E
H
2E
H
0E312
H
0E313
H
Entry Address
Correspondence between vector table address for Watch Timer Interrupt
and the entry address of the interrupt service program.
相關(guān)PDF資料
PDF描述
GNR20D101K VARISTOR
GNR20D102K VARISTOR
GNR20D112K VARISTOR
GNR20D121K VARISTOR
GNR20D151K VARISTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GMS87C7216Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
GM-S-88 功能描述:以太網(wǎng)和電信連接器 8P8C R/A PCB SHIELD LOW PROFILE BLACK RoHS:否 制造商:Pulse 產(chǎn)品:Modular Jacks 性能類別: USOC 代碼:RJ45 位置/觸點數(shù)量: 安裝風(fēng)格:Through Hole 端口數(shù)量:1 x 1 型式:Female 屏蔽: 電流額定值: 電壓額定值: 觸點電鍍: 外殼材料:Thermoplastic IP 等級:
GM-S-88-50 功能描述:以太網(wǎng)和電信連接器 8P8C R/A PCB SHIELD LOW PROFILE BLK 50u RoHS:否 制造商:Pulse 產(chǎn)品:Modular Jacks 性能類別: USOC 代碼:RJ45 位置/觸點數(shù)量: 安裝風(fēng)格:Through Hole 端口數(shù)量:1 x 1 型式:Female 屏蔽: 電流額定值: 電壓額定值: 觸點電鍍: 外殼材料:Thermoplastic IP 等級:
GMS90 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
GMS90C31 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS