- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17036 > EVAL-AD7262EDZ (Analog Devices Inc)BOARD EVAL CONTROL AD7262 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7262EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 25/33頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL CONTROL AD7262 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 5 Vpp |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 120mW @ 1MSPS |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7262 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
AD7262
Rev. 0 | Page 30 of 32
APPLICATION HINTS
GROUNDING AND LAYOUT
The analog and digital supplies to the AD7262/AD7262-5 are
independent and separately pinned out to minimize coupling
between the analog and digital sections of the device. The
printed circuit board (PCB) that houses the AD7262/AD7262-5
should be designed so that the analog and digital sections are
separated and confined to certain areas of the board. This
design facilitates the use of ground planes that can be easily
separated.
To provide optimum shielding for ground planes, a minimum
etch technique is generally best. All five AGND pins of the
AD7262/AD7262-5 should be sunk in the AGND plane. Digital
and analog ground planes should be joined in only one place. If
the AD7262/AD7262-5 are in a system where multiple devices
require an AGND to DGND connection, the connection should
still be made at one point only, a star ground point, that should
be established as close as possible to the ground pins on the
AD7262/AD7262-5.
Avoid running digital lines under the device because this
couples noise onto the die. However, the analog ground plane
should be allowed to run under the AD7262/AD7262-5 to
avoid noise coupling. The power supply lines to the AD7262/
AD7262-5 should use as large a trace as possible to provide low
impedance paths and reduce the effects of glitches on the power
supply line.
To avoid radiating noise to other sections of the board, fast
switching signals, such as clocks, should be shielded with digital
ground, and clock signals should never run near the analog
inputs. Avoid crossover of digital and analog signals. To reduce
the effects of feedthrough within the board, traces on opposite
sides of the board should run at right angles to each other. A
microstrip technique is the best method but is not always possible
with a double-sided board. In this technique, the component
side of the board is dedicated to ground planes, while signals are
placed on the solder side.
Good decoupling is also important. All analog supplies should
be decoupled with 10 μF tantalum capacitors in parallel with
100 nF capacitors to GND. To achieve the best results from these
decoupling components, they must be placed as close as possible
to the device, ideally right up against the device. The 0.1 μF
capacitors should have low effective series resistance (ESR) and
effective series inductance (ESI), such as the common ceramic
types or surface-mount types. These low ESR and ESI capacitors
provide a low impedance path to ground at high frequencies to
handle transient currents due to internal logic switching.
PCB DESIGN GUIDELINES FOR LFCSP
The land on the chip scale packages (CP-48-1) are rectangular.
The PCB pad for these should be 0.1 mm longer than the
package land length and 0.05 mm wider than the package land
width, thereby having a portion of the pad exposed. To ensure
that the solder joint size is maximized, the land should be
centered on the pad.
The bottom of the chip scale package has a thermal pad. The
thermal pad on the PCB should be at least as large as the
exposed pad. On the PCB, there should be a clearance of at least
0.25 mm between the thermal pad and the inner edges of the
pad pattern to ensure that shorting is avoided.
To improve thermal performance of the package, use thermal
vias on the PCB, incorporating them into the thermal pad at
1.2 mm pitch grid. The via diameter should be between 0.3 mm
and 0.33 mm, and the via barrel should be plated with 1 oz.
copper to plug the via. The user should connect the PCB thermal
pad to AGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-212-EY | CONVERTER MOD DC/DC 15V 50W |
| EBC20DREH-S734 | CONN EDGECARD 40POS .100 EYELET |
| VE-J1P-EY | CONVERTER MOD DC/DC 13.8V 50W |
| EEC17DRAS-S734 | CONN EDGECARD 34POS .100 R/A PCB |
| VI-J1P-EY | CONVERTER MOD DC/DC 13.8V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7264EDZ | 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7265CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| EVAL-AD7265CB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| EVAL-AD7265EDZ | 功能描述:BOARD EVAL FOR AD7265 A/D CONV RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7266CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。