參數(shù)資料
型號: EP20K60ETI144-1ES
英文描述: FPGA
中文描述: FPGA的
文件頁數(shù): 26/114頁
文件大?。?/td> 1623K
代理商: EP20K60ETI144-1ES
Altera Corporation
19
APEX 20K Programmable Logic Device Family Data Sheet
Normal Mode
The normal mode is suitable for general logic applications, combinatorial
functions, or wide decoding functions that can take advantage of a
cascade chain. In normal mode, four data inputs from the LAB local
interconnect and the carry-in are inputs to a four-input LUT. The
Quartus II software Compiler automatically selects the carry-in or the
DATA3
signal as one of the inputs to the LUT. The LUT output can be
combined with the cascade-in signal to form a cascade chain through the
cascade-out signal. LEs in normal mode support packed registers.
Arithmetic Mode
The arithmetic mode is ideal for implementing adders, accumulators, and
comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT
computes a three-input function; the other generates a carry output. As
shown in Figure 8, the first LUT uses the carry-in signal and two data
inputs from the LAB local interconnect to generate a combinatorial or
registered output. For example, when implementing an adder, this output
is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT
uses the same three signals to generate a carry-out signal, thereby creating
a carry chain. The arithmetic mode also supports simultaneous use of the
cascade chain. LEs in arithmetic mode can drive out registered and
unregistered versions of the LUT output.
The Quartus II software implements parameterized functions that use the
arithmetic mode automatically where appropriate; the designer does not
need to specify how the carry chain will be used.
Counter Mode
The counter mode offers clock enable, counter enable, synchronous
up/down control, synchronous clear, and synchronous load options. The
counter enable and synchronous up/down control signals are generated
from the data inputs of the LAB local interconnect. The synchronous clear
and synchronous load options are LAB-wide signals that affect all
registers in the LAB. Consequently, if any of the LEs in an LAB use the
counter mode, other LEs in that LAB must be used as part of the same
counter or be used for a combinatorial function. The Quartus II software
automatically places any registers that are not used by the counter into
other LABs.
相關(guān)PDF資料
PDF描述
EP20K60ETI144-2ES FPGA
EP20K60ETI144-3ES Dual Voltage Monitor with Intergrated CPU Supervisor
EP20K100ERI208-1ES Single Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 8-MSOP
EP20K100ERI208-2ES Single Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 8-MSOP
EP20K100ERI208-3ES FPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K60ETI144-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ETI144-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP2101-7R 制造商:Power-One 功能描述:DC/DC PS DUAL-OUT 3.3V/5.1V 20A/18A 91W 15PIN - Bulk
EP2101-9R 功能描述:EURO-CASSETTE 110W 3.3V + 5.1V RoHS:否 類別:電源 - 外部/內(nèi)部(非板載) >> DC DC Converters 系列:* 標(biāo)準(zhǔn)包裝:1 系列:Quint 類型:隔離 輸入電壓:24V 輸出:24V 輸出數(shù):1 輸出 - 1 @ 電流(最大):24 VDC @ 50A 輸出 - 2 @ 電流(最大):- 輸出 - 3 @ 電流(最大):- 輸出 - 4 @ 電流(最大):- 功率(瓦特):1200W 安裝類型:底座安裝 工作溫度:0°C ~ 40°C 效率:- 封裝/外殼:模塊 尺寸/尺寸:4.33" L x 9.09" W x 6.14" H(110mm x 231mm x 156mm) 包裝:散裝 電源(瓦特)- 最大:1200W 批準(zhǔn):- 其它名稱:277-69722866365-NDQUINT-BAT/24DC/12AH
EP21-6.9KOHMS.1PCT 制造商: 功能描述: 制造商:undefined 功能描述: