
5
www .semtech.com
TEST AND MEASUREMENT PRODUCTS
Edge720
Revision 4 / September 24, 2002
Circuit Description
Driver Circuit Description
Introduction
The Edge720 features a driver circuit that can be used to
drive voltage levels over a –1V to +12V range at
frequencies of up to 500 MHz at the DOUT pin. In addition,
the driver can be used to force a super voltage level of up
to 13V and can also be placed in a high impedance state.
The driver circuit of the Edge720 is a variant of the driver
circuit of the Edge710, and was specifically designed to
offer a low leakage solution to FLASHTM memory testing..
A block diagram of the driver can be seen in Figure 1.
Figure 1. Block Diagram of the Edge720 Driver
Driver Digital “Flex-In” Inputs
The Edge720 driver circuit features “Flex-In” control inputs
for the driver enable (DRV-EN(*)) and driver data (DHI(*))
inputs that allow the driver to receive ECL, TTL, CMOS, or
custom signal levels.
These “Flex-In” inputs are wide
voltage differential inputs whose operation is described in
Table 1.
Table 1. “Flex-In” Input Characteristics
Single-ended operation of these inputs can be
accomplished by connecting the inverting input (DHI* or
DRV_EN*) to the desired DC threshold level.
Driver Enable Inputs (DRV_EN(*))
The driver enable inputs, DRV_EN(*), control whether the
driver is forcing a voltage at DOUT, or is placed in a high
impedance state. If the voltage applied to DRV_EN is
more positive than that applied to DRV_EN*, the driver,
will force the DOUT voltage to either DVH or DVL
(determined by DHI(*)). If the voltage applied to DRV_EN
is less than that applied to DRV_EN*, the driver will force
the DOUT pin to a high impedance state (see Table 2 for
DRV_EN(*) functionality). It is important to note that for
predictable operation, DRV_EN(*) pins must not be left
floating.
Table 2. DRV_EN(*) and DHI(*)
Control Input Functionality
Input Power Down
The driver input power down pin, IPD_D, is a TTL compatible
input that can be used to place the driver in input power
down (IPD) mode. IPD_D functionality is described below
in Table 3.
Table 3. IPD_D Functionality
IPD mode should be invoked when the driver is in high
impedance mode (DRV_EN < DRV_EN*). When in IPD
mode, the driver output leakage will be minimized. It is
important to note that IPD_D should not be left floating.
If IPD_D is not being used, it should be connected to GND.
e
l
b
a
n
E
r
e
v
i
r
Da
t
a
D
r
e
v
i
r
DT
U
O
D
*
N
E
_
V
R
D
>
N
E
_
V
R
D
*
N
E
_
V
R
D
>
N
E
_
V
R
D
*
N
E
_
V
R
D
<
N
E
_
V
R
D
*
I
H
D
>
I
H
D
*
I
H
D
<
I
H
D
X
H
V
D
L
V
D
Z
i
H
n
i
Mx
a
Ms
ti
n
U
e
g
n
a
R
t
u
p
n
I
e
d
o
M
n
o
m
o
C5
7
.
2
+
E
V0
.
5V
e
g
n
a
R
t
u
p
n
I
l
a
i
t
n
e
r
e
f
i
D5
2
.
0
±0
.
4
±V
D
_
D
P
In
o
it
r
e
p
O
0l
a
m
r
o
N
1e
d
o
M
D
P
I
BIAS
DVH
DHI
DHI*
DVR_EN
DVR_EN*
DVL
IPD_D
RADJ
DVH_CAP
DOUT
FADJ
DVL_CAP