參數(shù)資料
型號： DZPD6722VCCE
廠商： INTEL CORP
元件分類： 總線控制器
英文描述： ISA-to-PC-Card (PCMCIA) Controllers
中文描述： PCMCIA BUS CONTROLLER, PQFP208
封裝： LQFP-208
文件頁數(shù)： 4/138頁
文件大?。?/td> 723K
代理商： DZPD6722VCCE
PD6710/
’
22
—
ISA-to-PC-Card (PCMCIA) Controllers
4
Datasheet
8.3
8.4
8.5
8.6
8.7
Memory Window Mapping Registers
...............................................................64
9.1
System Memory Map 0
–
4 Start Address Low.....................................................64
9.2
System Memory Map 0
–
4 Start Address High....................................................65
9.3
System Memory Map 0
–
4 End Address Low......................................................66
9.4
System Memory Map 0
–
4 End Address High .....................................................66
9.5
Card Memory Map 0
–
4 Offset Address Low.......................................................67
9.6
Card Memory Map 0
–
4 Offset Address High ......................................................68
Extension Registers
................................................................................................70
10.1
Misc Control 1 .....................................................................................................70
10.2
FIFO Control .......................................................................................................72
10.3
Misc Control 2 .....................................................................................................72
10.4
Chip Information..................................................................................................74
10.5
ATA Control.........................................................................................................75
10.6
Extended Index...................................................................................................77
10.7
Extended Data ....................................................................................................77
10.7.1 Data Mask 0
–
1.......................................................................................78
10.7.2 Extension Control 1 (PD6722 only, formerly DMA Control) ...................78
10.7.3 Maximum DMA Acknowledge Delay (PD6722 only)..............................79
10.7.4 External Data (PD6722 only, Socket A, Index 2Fh)...............................81
10.7.5 External Data (PD6722 only, Socket A, Index 6Fh)...............................82
10.7.6 Extension Control 2 (PD6722 only)........................................................83
Timing Registers
......................................................................................................84
11.1
Setup Timing 0
–
1 ...............................................................................................84
11.2
Command Timing 0
–
1.........................................................................................85
11.3
Recovery Timing 0
–
1 ..........................................................................................86
ATA Mode Operation
..............................................................................................88
Using GPSTB Pins for External Port Control
(PD6722 only)
91
13.1
Control of GPSTB Pins .......................................................................................91
13.2
Example Implementations of GPSTB-Controlled Read and Write Ports.............93
13.3
GPSTB in Suspend Mode...................................................................................94
VS1# and VS2# Voltage Detection
....................................................................95
DMA Operation (PD6722 only)
............................................................................97
15.1
DMA Capabilities of the PD6722.........................................................................97
15.2
DMA-Type PC Card Cycles ................................................................................97
15.3
ISA Bus DMA Handshake Signal........................................................................98
15.4
Configuring the PD6722 Registers for a DMA Transfer......................................98
15.4.1 Programming the DMA Request Pin from the Card...............................98
15.4.2 Configuring the Socket Interface for I/O.................................................99
System I/O Map 0
–
1 Start Address High ............................................................60
System I/O Map 0
–
1 End Address Low ..............................................................60
System I/O Map 0
–
1 End Address High .............................................................61
Card I/O Map 0
–
1 Offset Address Low ...............................................................62
Card I/O Map 0
–
1 Offset Address High ..............................................................62
9.0
10.0
11.0
12.0
13.0
14.0
15.0
相關(guān)PDF資料
PDF描述
D DUAL PORT SOLDER DIP
F1021 PATENTED GOLD METALIZED SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR
F1022 CONN,MINI EDGE-CARD SOCKET
F1027 PATENTED GOLD METALIZED SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR
F1034 PATENTED GOLD METALIZED SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DZPD6729VCE 功能描述:IC PCI-TO-PC CARD CNTRL 208LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
DZPD6833YCA 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
DZQA5V6AXV5 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:QUAD SURFACE MOUNT TVS ARRAY
DZQA5V6AXV5-7 功能描述:TVS二極管陣列 QUAD SMT ARRAY RoHS:否 制造商:Littelfuse 極性: 通道:4 Channels 擊穿電壓: 鉗位電壓:11.5 V 工作電壓:2.5 V 峰值浪涌電流:20 A 安裝風(fēng)格:SMD/SMT 端接類型:SMD/SMT 系列: 最小工作溫度:- 40 C 最大工作溫度:+ 85 C
DZQA6V8AXV5 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:QUAD SURFACE MOUNT TVS ARRAY
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*