- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381723 > DS2407 (DALLAS SEMICONDUCTOR) Dual Addressable Switch Plus 1K-Bit Memory(雙路可尋址開關(guān)+1K存儲器) PDF資料下載
參數(shù)資料
| 型號： | DS2407 |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | DRAM |
| 英文描述： | Dual Addressable Switch Plus 1K-Bit Memory(雙路可尋址開關(guān)+1K存儲器) |
| 中文描述： | 1K X 1 1-WIRE SERIAL EEPROM, PBCY3 |
| 封裝： | TO-92, 3 PIN |
| 文件頁數(shù)： | 3/31頁 |
| 文件大?。?/td> | 200K |
| 代理商： | DS2407 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
DS2407
041498 3/31
64–BIT LASERED ROM
Each DS2407 contains a unique ROM code that is 64
bits long. The first eight bits are a 1–Wire family code.
The next 48 bits are a unique serial number. The last
eight bits are a CRC of the first 56 bits. (See Figure 3.)
The 1–Wire CRC of the lasered ROM is generated using
the polynomial X
8
+ X
5
+ X
4
+ 1. Additional information
about the Dallas Semiconductor 1–Wire Cyclic Redun-
dancy Check is available in the Book of DS19xx
iButton Standards. The 64–bit ROM and ROM Function
Control section allow the DS2407 to operate as a
1–Wire device and follow the 1–Wire protocol detailed in
the section “1–Wire Bus System”. The functions
required to read and write the data and status memory
of the DS2407 and to access the switches are not
accessible until the ROM function protocol has been
satisfied. This protocol is described in the ROM func-
tions flow chart (Figure 12). The 1–Wire bus master
must first provide one of the five ROM function com-
mands. After a ROM function sequence has been suc-
cessfully executed, the bus master may then provide
any one of the memory function commands specific to
the DS2407 (Figure 6).
MEMORY
The DS2407 contains two memory sections, Data
Memory and Status Memory. The data memory consists
of 1024 bits of one–time programmable EPROM orga-
nized as 4 pages of 32 bytes each. The size of the
device’s status memory is 8 bytes. The first seven bytes
of status memory (addresses 0 to 6) are also realized as
EPROM. The eighth byte (address 7) consists of SRAM
cells which shadow the contents of address 6 each time
the device powers up. The complete memory map is
shown in Figure 4. The 8–bit scratchpad is an additional
register that acts as a buffer when writing the memory.
Data is first written to the scratchpad and then verified
by reading a 16–bit CRC from the DS2407 that confirms
proper receipt of the data and address. If the buffer con-
tents are correct, a programming pulse should be
applied and the byte of data will be written into the
selected address in memory. This process insures data
integrity when programming the memory. The details for
reading and programming the EPROM portions of the
DS2407 are given in the Memory Function Commands
section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2408S | 1-Wire 8-Channel Addressable Switch |
| DS2408 | 1-Wire 8-Channel Addressable Switch |
| DS2409 | MicroLAN Coupler(微LAN耦合器) |
| DS2413 | 1-Wire Dual Channel Addressable Switch |
| DS2413P | 1-Wire Dual Channel Addressable Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2407FP000 | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,407,3P250V |
| DS2407MP000 | 制造商:Thomas & Betts 功能描述:200A,PLG,3P4W,MG,407,3P250V |
| DS2407MP00K | 制造商:Thomas & Betts 功能描述:200A,PLG,3P4W,MG,407,00K,3P250V |
| DS2407MR000 | 制造商:Thomas & Betts 功能描述:200A,NLT,3P4W,MG,407,3P250V |
| DS2407MRA00 | 制造商:Thomas & Betts 功能描述:200A,NLT,3P4W,MG,407,AGL,3P250V |
發(fā)布緊急采購，3分鐘左右您將得到回復。