- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄93257 > DS1045S-5 (MAXIM INTEGRATED PRODUCTS INC) SILICON DELAY LINE, TRUE OUTPUT, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | DS1045S-5 |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | Delay Line |
| 英文描述： | SILICON DELAY LINE, TRUE OUTPUT, PDSO16 |
| 封裝： | 0.300 INCH, SOIC-16 |
| 文件頁數(shù)： | 2/6頁 |
| 文件大?。?/td> | 117K |
| 代理商： | DS1045S-5 |
DS1045
2 of 6
PARALLEL PROGRAMMING
Parallel programming of the DS1045 is accomplished via the set of parallel inputs A0-A3 and B0-B3 as
shown in Figure 1. Parallel input A0-A3 and B0-B3 accept TTL levels and are used to set the delay
values of outputs OUTA and OUTB, respectively. Sixteen possible delay values between the minimum
9ns delay and the maximum delay of the DS1045-x device version can be selected using the parallel
programming inputs A0-A3 or B0-B3 (see Table 2, “Delay vs. Programmed Input”). For example, the
DS1045-3 outputs OUTA or OUTB and can be programmed to produce 16 possible delays between the
9ns (minimum) and the 54ns (maximum) in 3ns increment levels.
For applications that do not require frequent reprogramming, the parallel inputs can be set using fixed
logic levels, as would be produced by jumpers, DIP switches, or TTL levels as produced by computer
systems. Maximum flexibility in parallel programming can be achieved when inputs are set by computer-
generated data. By using the enable input pins for each respective programmed output and observing the
input setup (tDSE) and hold time (tDHE) requirements, data can be latched on an 8-bit bus. If the enable
pins, EA and EB , are not used to latch data, they should be set to a logic level 1. After each change in the
programmed delay value, a settling time (tEDV) or (tPDV) is required before the delayed output signal is
reliably produced. Since the DS1045 is a CMOS design, undefined input pins should be connected to well
defined logic levels and not left floating.
PART NUMBER TABLE Table 1
PART NUMBER
STEP ZERO DELAY
MAX DELAY TIME
MAX DELAY
TOLERANCE
DS1045-3
9
±=1ns
54ns
±2.5ns
DS1045-4
9
±=1ns
69ns
±3.3ns
DS1045-5
9
±=1ns
84ns
±4.1ns
NOTE:
Additional delay step times are available from Dallas Semiconductor by special order. Consult factory for
availability.
BLOCK DIAGRAM Figure 1
相關PDF資料 |
PDF描述 |
|---|---|
| DS1045-5 | SILICON DELAY LINE, TRUE OUTPUT, PDIP16 |
| DS1045S-3 | SILICON DELAY LINE, TRUE OUTPUT, PDSO16 |
| DS1100LU-150 | SILICON DELAY LINE, TRUE OUTPUT, PDSO8 |
| DS1100LU-250 | SILICON DELAY LINE, TRUE OUTPUT, PDSO8 |
| DS1100LZ-125 | SILICON DELAY LINE, TRUE OUTPUT, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS1046 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TB motor properties |
| DS104C2 | 制造商:TOKO 制造商全稱:TOKO, Inc 功能描述:Fixed Inductors for Surface Mounting |
| DS104LC | 制造商:TOKO 制造商全稱:TOKO, Inc 功能描述:Fixed Inductors for Surface Mounting |
| DS1050 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:5-Bit, Programmable, Pulse-Width Modulator: 1kHz, 5kHz, 10kHz, and 25kHz |
| DS1050-3 | 功能描述:線性和開關式電源 12V Out 1050W 1U x 2U x 11" RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風格:Rack 長度: 寬度: 高度: |
發(fā)布緊急采購，3分鐘左右您將得到回復。