- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376837 > DPL4519G (Electronic Theatre Controls, Inc.) Sound Processor for Digital and Analog Surround Systems PDF資料下載
參數(shù)資料
| 型號(hào)： | DPL4519G |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Sound Processor for Digital and Analog Surround Systems |
| 中文描述： | 聲音處理器的數(shù)字和模擬環(huán)繞聲系統(tǒng) |
| 文件頁數(shù)： | 12/64頁 |
| 文件大小： | 1073K |
| 代理商： | DPL4519G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
DPL 4519G
PRELIMINARY DATA SHEET
12
Micronas
2.7.2. Stand-by Mode
If the DPL 4519G is switched off by first pulling
STANDBYQ low and then (after >1
μ
s delay) switching
off DVSUP and AVSUP, but keeping AHVSUP (
‘Stand-
by’-mode
), the SCART switches maintain their posi-
tion and function. This allows the copying from
selected SCART-inputs to SCART-outputs in the TV
set’s stand-by mode.
In case of power on or starting from stand-by (see
details on the power-up sequence in Fig. 4–19 on
page 52), all internal registers except the ACB register
(page 30) are reset to the default configuration (see
Table 3–5 on page 17). The reset position of the ACB
register becomes active after the first I
2
C transmission
into the Baseband Processing part (subaddress
12
hex
). By transmitting the ACB register first, the reset
state can be redefined.
2.8. I
2
S Bus Interfaces
The DPL 4519G has two kinds of interfaces: synchron
master/slave input/output interfaces running on 48 kHz
and an asynchron slave interface.
The interfaces accept a variety of formats with different
sample width, bit-orientation, and wordstrobe timing.
All I
2
S options are set by means of the MODUS or
I
2
S_CONFIG register.
2.8.1. Synchronous I
2
S-Interface(s)
The synchronous I
2
S bus interface consists of the
pins:
– I2S_DA_IN1, I2S_DA_IN2/3 (I2S_DA_IN2 in
PQFP80 package):
I
2
S serial data input, 16, 18...32 bits per sample.
– I2S_DA_OUT:
I
2
S serial data output, 16, 18...32 bits per sample.
– I2S_CL:
I
2
S serial clock.
– I2S_WS:
I
2
S word strobe signal defines the left and right
sample.
If the DPL 4519G serves as the master on the I
2
S
interface, the clock and word strobe lines are driven by
the DPL 4519G. In this mode, only 16, 32 bits per
sample can be selected. In slave mode, these lines are
input to the DPL 4519G and the DPL 4519G clock is
synchronized to 384 times the I2S_WS rate (48 kHz).
An I
2
S timing diagram is shown in Fig. 4–21 on
page 55.
2.8.2. Asynchronous I
2
S-Interface
The asynchronous I
2
S slave interface allows the
reception of digital audio signals with arbitrary sample
rates from 5 to 50 kHz. The synchronization is per-
formed by means of an adaptive sample rate con-
verter. No oversampling clock is required.
The following pins are used for the asynchronous I
2
S
bus interface (serve only as input):
– I2S_WS3
– I2S_CL3
– I2S_DA_IN2/3 (I2S_DA_IN3 in PQFP80 package).
The interface accepts I
2
S-input streams with MSB first
and with sample widths of 16,18...32 bits. With left/
right alignment and wordstrobe timing polarity, there
are additional parameters available for the adaption to
a variety of formats in the I2S CONFIGURATION reg-
ister.
2.8.3. Multichannel I
2
S-Output
Bit[0:1] of the I2S CONFIGURATION register (see
page 20) switches the output to 8 channel multichan-
nel output mode. The bit resolution per channel is 32
bit in master mode. While the first two channels can be
selected on the source select matrix, channels 3-8 are
always connected to the I2S_3 input channels 3-8.
Both, master and slave mode is possible, as long as as
the wordstrobe has only one positive edge per frame in
slave mode.
2.8.4. Asynchronous Multichannel I
2
S-Input
The DPL 4519G supports two kinds of asynchronous
multichannel input:
– the asynchronous I2S_3 interface can be switched
to multichannel mode (bit [8] of the I2S CONFIGU-
RATION register is set to 1. The number of chan-
nels must be even and less or equal eight.
– All I2S input lines (I2S_DA_IN1, I2S_DA_IN2 and
I2S_DA_IN3 in PQFP80 package) can be switched
to asynchronous two channel mode (bit[2] set to 1 in
the I2S CONFIGURATION register). The common
clock is I2S_WS3 and I2S_CL3. No synchronous
I2S interfaces are available in this mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DPM3 | The DPM 3 is the largest in our sub-miniature series of meters but still uses the same miniaturisation techniques to produce a very compact instrument |
| DPM3S | The DPM 3 is the largest in our sub-miniature series of meters but still uses the same miniaturisation techniques to produce a very compact instrument |
| DPM40 | A compact Low-Cost LED Module ideally suited for applications where a Bright Display Under All Conditions is Required |
| DPS1MX16MKH3-25I | x16 SRAM Module |
| DPS1MX16MKH3-25M | x16 SRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DPLF | 功能描述:電線導(dǎo)管 Data Patch Panel Front Label Holder RoHS:否 制造商:Panduit 類型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 顏色:Light Gray 大小: 最大光束直徑: 抗拉強(qiáng)度: 外部導(dǎo)管寬度:25 mm 外部導(dǎo)管高度:25 mm |
| DP-LF | 功能描述:烙鐵 Inline Filters RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included |
| DPLG-1 | 制造商:Thomas & Betts 功能描述:CLOSURE PLUG NON METALLIC 1/2'' 制造商:Thomas & Betts 功能描述:CLOSURE PLUG, NON METALLIC, 1/2''; Accessory Type:Closure Plug; For Use With:Threaded Rigid / IMC Conduit ;RoHS Compliant: Yes 制造商:Thomas & Betts 功能描述:Universal Recessed Box And Cover |
| DPLG-1-BR | 制造商:Thomas & Betts 功能描述:Universal Recessed Box And Cover |
| DPLG-1-WH | 制造商:Thomas & Betts 功能描述:Universal Recessed Box And Cover |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。