- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17142 > DEMO9RS08KA2 (Freescale Semiconductor)DEMO BOARD FOR 9RS08KA2 PDF資料下載
參數(shù)資料
| 型號： | DEMO9RS08KA2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 78/136頁 |
| 文件大?。?/td> | 0K |
| 描述： | DEMO BOARD FOR 9RS08KA2 |
| 產(chǎn)品培訓(xùn)模塊： | Mechatronics USBSpyder08 Discovery Kit RS08KA2 Low-End Microcontroller Series MC9RS08KA8 Microcontroller |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | RS08 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MC9RS08KA2 |
| 所含物品： | 板，線纜，CD，文檔，樣品 IC |
| 產(chǎn)品目錄頁面： | 730 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | MC9RS08KA2CSCRTR-ND - IC MCU 8BIT 2K FLASH 8-SOIC PC9RS08KA2PAE-ND - MCU 8BIT 2KB FLASH RS08 8-DIP PC9RS08KA2FPE-ND - MCU 8BIT 2KB FLASH RS08 6-VDFN PC9RS08KA2DWE-ND - MCU 8BIT 2KB FLASH RS08 8-SOIC MC9RS08KA2CPC-ND - IC MCU 8-BIT 2K FLASH 8-PDIP MC9RS08KA2CDB-ND - IC MCU 8-BIT 2K FLASH 6-DFN MC9RS08KA2CSC-ND - IC MCU 8-BIT 2K FLASH 8-SOIC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當(dāng)前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
Chapter 6 Parallel Input/Output Control
MC9RS08KA2 Series Data Sheet, Rev. 4
46
Freescale Semiconductor
When a shared digital function is enabled for a pin, the output buffer is controlled by the shared function.
However, the data direction register bit will continue to control the source for reads of the port data register.
When a shared analog function is enabled for a pin, both the input and output buffers are disabled. A value
of 0 is read for any port data bit where the bit is an input (PTADDn = 0) and the input buffer is disabled.
In general, whenever a pin is shared with both an alternative digital function and an analog function, the
analog function has priority such that if both the digital and analog functions are enabled, the analog
function controls the pin.
It is a good programming practice to write to the port data register before changing the direction of a port
pin to become an output. This ensures that the pin will not be driven temporarily with an old data value
that happened to be in the port data register.
Associated with the parallel I/O ports is a set of registers located in the high page register space that operate
independently of the parallel I/O registers. These registers are used to control pullup/pulldown and slew
rate for the pins. See Section 6.3, “Pin Control Registers” for more information.
6.1
Pin Behavior in Low-Power Modes
In wait and stop modes, all pin states are maintained because internal logic stays powered up. Upon
recovery, all pin functions are the same as before entering stop.
6.2
Parallel I/O Registers
This section provides information about the registers associated with the parallel I/O ports. The parallel
I/O registers are located within the $001F memory boundary of the memory map, so that short and direct
addressing mode instructions can be used.
Refer to tables in Chapter 4, “Memory,” for the absolute address assignments for all parallel I/O. This
section refers to registers and control bits only by their names. A Freescale Semiconductor-provided
equate or header file normally is used to translate these names into the appropriate absolute addresses.
6.2.1
Port A Registers
Port A parallel I/O function is controlled by the data and data direction registers described in this section.
76
54
321
0
R
00
PTAD2
W
Reset:
000
00
000
Figure 6-2. Port A Data Register (PTAD)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J1B-EZ | CONVERTER MOD DC/DC 95V 25W |
| EBC28DREH | CONN EDGECARD 56POS .100 EYELET |
| ECC35DCMN | CONN EDGECARD 70POS .100 WW |
| EBC35DCSN | CONN EDGECARD 70POS DIP .100 SLD |
| MRJ0280DD-A | C/A MRJ21/MRJ21 GBE STRT CMR 28M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DEMO9RS08KA8 | 功能描述:開發(fā)板和工具包 - S08 / S12 DEMO BOARD FOR KA8 PRODUCT RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO9RS08KB12 | 功能描述:開發(fā)板和工具包 - S08 / S12 KB12 DEMO Board RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO9RS08KB12 | 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE |
| DEMO9RS08LA8 | 功能描述:開發(fā)板和工具包 - S08 / S12 DEMO BOARD FOR LA8 RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO9RS08LE4 | 功能描述:開發(fā)板和工具包 - S08 / S12 LE4 Family Demo Board RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。