- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17142 > DEMO9RS08KA2 (Freescale Semiconductor)DEMO BOARD FOR 9RS08KA2 PDF資料下載
參數(shù)資料
| 型號： | DEMO9RS08KA2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 136/136頁 |
| 文件大?。?/td> | 0K |
| 描述： | DEMO BOARD FOR 9RS08KA2 |
| 產(chǎn)品培訓(xùn)模塊： | Mechatronics USBSpyder08 Discovery Kit RS08KA2 Low-End Microcontroller Series MC9RS08KA8 Microcontroller |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | RS08 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MC9RS08KA2 |
| 所含物品： | 板，線纜，CD，文檔，樣品 IC |
| 產(chǎn)品目錄頁面： | 730 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | MC9RS08KA2CSCRTR-ND - IC MCU 8BIT 2K FLASH 8-SOIC PC9RS08KA2PAE-ND - MCU 8BIT 2KB FLASH RS08 8-DIP PC9RS08KA2FPE-ND - MCU 8BIT 2KB FLASH RS08 6-VDFN PC9RS08KA2DWE-ND - MCU 8BIT 2KB FLASH RS08 8-SOIC MC9RS08KA2CPC-ND - IC MCU 8-BIT 2K FLASH 8-PDIP MC9RS08KA2CDB-ND - IC MCU 8-BIT 2K FLASH 6-DFN MC9RS08KA2CSC-ND - IC MCU 8-BIT 2K FLASH 8-SOIC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁當(dāng)前第136頁
Chapter 12 Development Support
MC9RS08KA2 Series Data Sheet, Rev. 4
Freescale Semiconductor
99
Figure 12-2. Standard RS08 BDM Tool Connector
Background debug controller (BDC) serial communications use a custom serial protocol that was first
introduced on the M68HC12 Family of microcontrollers. This protocol requires that the host knows the
communication clock rate, which is determined by the target BDC clock rate. If a host is attempting to
communicate with a target MCU that has an unknown BDC clock rate, a SYNC command may be sent to
the target MCU to request a timed sync response signal from which the host can determine the correct
communication speed.
For RS08 MCUs, the BDC clock is the same frequency as the MCU bus clock. For a detailed description
of the communications protocol, refer to Section 12.3.2, “Communication Details."
12.3.1
BKGD Pin Description
BKGD is the single-wire background debug interface pin. BKGD is a pseudo-open-drain pin that contains
an on-chip pullup, therefore it requires no external pullup resistor. Unlike typical open-drain pins, the
external resistor capacitor (RC) time constant on this pin, which is influenced by external capacitance,
plays almost no role in signal rise time. The custom protocol provides for brief, actively driven speedup
pulses to force rapid rise times on this pin without risking harmful drive level conflicts. Refer to
Section 12.3.2, “Communication Details," for more detail.
The primary function of this pin is bidirectional serial communication of background debug commands
and data. During reset, this pin selects between starting in active background mode and normal user mode
running an application program. This pin is also used to request a timed sync response pulse to allow a
host development tool to determine the target BDC clock frequency.
By controlling the BKGD pin and forcing an MCU reset (issuing a BDC_RESET command, or through a
power-on reset (POR)), the host can force the target system to reset into active background mode rather
than start the user application program. This is useful to gain control of a target MCU whose FLASH
program memory has not yet been programmed with a user application program.
When no debugger pod is connected to the 6-pin BDM interface connector, the internal pullup on BKGD
determines the normal operating mode.
On some RS08 devices, the BKGD pin may be shared with an alternative output-only function. To support
BDM debugging, the user must disable this alternative function. Debugging of the alternative function
must be done in normal user mode without using BDM.
12.3.2
Communication Details
The BDC serial interface requires the host to generate a falling edge on the BKGD pin to indicate the start
of each bit time. The host provides this falling edge whether data is transmitted or received.
2
4
6
5
3
1
RESET/VPP
BKGD
GND
V
DD
NO CONNECT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J1B-EZ | CONVERTER MOD DC/DC 95V 25W |
| EBC28DREH | CONN EDGECARD 56POS .100 EYELET |
| ECC35DCMN | CONN EDGECARD 70POS .100 WW |
| EBC35DCSN | CONN EDGECARD 70POS DIP .100 SLD |
| MRJ0280DD-A | C/A MRJ21/MRJ21 GBE STRT CMR 28M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DEMO9RS08KA8 | 功能描述:開發(fā)板和工具包 - S08 / S12 DEMO BOARD FOR KA8 PRODUCT RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO9RS08KB12 | 功能描述:開發(fā)板和工具包 - S08 / S12 KB12 DEMO Board RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO9RS08KB12 | 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE |
| DEMO9RS08LA8 | 功能描述:開發(fā)板和工具包 - S08 / S12 DEMO BOARD FOR LA8 RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO9RS08LE4 | 功能描述:開發(fā)板和工具包 - S08 / S12 LE4 Family Demo Board RoHS:否 產(chǎn)品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。