參數(shù)資料
型號(hào)： CY7B991V-7JCT
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 時(shí)鐘及定時(shí)
英文描述： Low Voltage Programmable Skew Clock Buffer
中文描述： 7B SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32
封裝： PLASTIC, LCC-32
文件頁(yè)數(shù)： 4/14頁(yè)
文件大?。?/td> 293K
代理商： CY7B991V-7JCT
CY7B991V
3.3V RoboClock
Document Number: 38-07141 Rev. *C
Page 4 of 14
Test Mode
The TEST input is a three level input. In normal system
operation, this pin is connected to ground, allowing the
CY7B991V to operate as explained in the
“Block Diagram
Description”
on page 3. For testing purposes, any of the three
level inputs can have a removable jumper to ground or be tied
LOW through a 100W resistor. This enables an external tester to
change the state of these pins.
If the TEST input is forced to its MID or HIGH state, the device
operates with its internal phase locked loop disconnected, and
input levels supplied to REF directly controls all outputs. Relative
output to output functions are the same as in normal mode.
In contrast with normal operation (TEST tied LOW), all outputs
function based only on the connection of their own function select
inputs (xF0 and xF1) and the waveform characteristics of the
REF input.
Figure 1. Typical Outputs with Fb Connected to a Zero Skew Output Test Mode
[4]
t
0
–
U
t
0
–
U
t
0
–
U
t
0
–
U
t
0
–
U
t
0
–
U
t
0
t
0
+
U
t
0
t
0
t
0
t
0
t
0
+
U
+
U
+
U
+
U
+
U
FBInput
REFInput
– 6t
U
– 4t
U
– 3t
U
– 2t
U
– 1t
U
0t
U
+1t
U
+2t
U
+3t
U
+4t
U
+6t
U
DIVIDED
INVERT
LM
LH
(N/A)
ML
(N/A)
MM
(N/A)
MH
(N/A)
HL
HM
LL/HH
HH
3Fx
4Fx
(N/A)
LL
LM
LH
ML
MM
MH
HL
HM
HH
(N/A)
(N/A)
(N/A)
1Fx
2Fx
Note
4. FB connected to an output selected for “zero” skew (i.e., xF1 = xF0 = MID).
相關(guān)PDF資料
PDF描述
CY7B991V-7JXC Low Voltage Programmable Skew Clock Buffer
CY7B991V-7JXCT Low Voltage Programmable Skew Clock Buffer
CY7C006V 3.3V 16K x 8 Dual-Port Static RAM(3.3V 16Kx 8 位雙端口靜態(tài)RAM)
CY7C1016V 3.3V 16Kx9 Dual-Port Static RAM(3.3V 16Kx 9 位雙端口靜態(tài)RAM)
CY7C138V 3.3V 4Kx 8 Dual-Port Static RAM(3.3V 4Kx 8 位雙端口靜態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7B991V-7JXC 功能描述:鎖相環(huán) - PLL 3.3V 80MHz 8 TTL COM Programable RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
CY7B991V-7JXCT 功能描述:鎖相環(huán) - PLL 3.3V 80MHz 8 TTL COM Programable RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
CY7B992 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Skew Clock Buffer
CY7B992.2JC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Skew Clock Buffer
CY7B992.2JCT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Skew Clock Buffer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*