參數(shù)資料
型號: CY3950Z208-125MBI
廠商: Cypress Semiconductor Corp.
英文描述: Coaxial Cable; Coaxial RG/U Type:59; Impedance:75ohm; Conductor Size AWG:20; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes RoHS Compliant: Yes
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 29/86頁
文件大?。?/td> 1212K
代理商: CY3950Z208-125MBI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 29 of 86
Switching Waveforms
(continued)
Cluster Memory Output Register Timing (Asynchronous Inputs)
ADDRESS
t
CLMCYC2
t
CLMDV2
WRITE
ENABLE
INPUT
GLOBAL CLOCK
(OUTPUT REGISTER)
REGISTERED
OUTPUT
Cluster Memory Output Register Timing (Synchronous Inputs)
ADDRESS
t
CLMDV2
WRITE
ENABLE
GLOBAL CLOCK
(OUTPUT REGISTER)
REGISTERED
OUTPUT
(INPUT REGISTER)
GLOBAL CLOCK
t
CLMCYC2
t
CLMS
t
CLMH
INPUT
相關(guān)PDF資料
PDF描述
CY39100Z208-125MBI Coaxial Cable; Coaxial RG/U Type:59; Impedance:75ohm; Conductor Size AWG:20; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes RoHS Compliant: Yes
CY39200Z208-125MBI Coaxial Cable; Coaxial RG/U Type:59; Impedance:75ohm; Conductor Size AWG:20; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes RoHS Compliant: Yes
CY3930Z208-125MGC CPLDs at FPGA Densities
CY3950Z208-125MGC CPLDs at FPGA Densities
CY39100Z208-125MGC Coaxial Cable; Coaxial RG/U Type:59; Impedance:75ohm; Conductor Size AWG:20; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Jacket Color:Black; Leaded Process Compatible:Yes; Voltage Nom.:30V RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950Z208-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-181BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-181NC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities