參數(shù)資料
型號: CY3950V256-233MGC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 41/86頁
文件大?。?/td> 1212K
代理商: CY3950V256-233MGC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 41 of 86
Package Diagrams
51-85069-*B
208-Lead Enhanced Quad Flat Pack (EQFP) NT208
相關PDF資料
PDF描述
CY3930V208-233NTC CPLDs at FPGA Densities
CY3950V208-233NTC CPLDs at FPGA Densities
CY39100V208-233NTC CPLDs at FPGA Densities
CY39165V208-233NTC CPLDs at FPGA Densities
CY39200V208-233NTC CPLDs at FPGA Densities
相關代理商/技術參數(shù)
參數(shù)描述
CY3950V256-233MGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V256-233NTC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V388-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V388-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V388-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities