參數(shù)資料
型號(hào): CXD1958Q
廠商: Sony Corporation
英文描述: MMDS TCM/QAM Demodulator + FEC + ADC
中文描述: 微波中醫(yī)/ QAM解調(diào)器ADC的前向糾錯(cuò)
文件頁數(shù): 1/48頁
文件大?。?/td> 332K
代理商: CXD1958Q
MMDS TCM/QAM Demodulator + FEC + ADC
Description
The CXD1958Q is an integrated TCM/QAM
demodulator for MMDS systems using the DAVIC
MMDS standard. This highly integrated device
incorporates an internal 8-bit ADC, image rejection
and root-raised cosine filters, all-digital symbol timing
recovery PLL, adaptive decision feedback equalizer
(DFE) with 10 feedforward and 30 feedback taps, 4-D
TCM decoder, and DAVIC/DVB compliant forward
error correction comprising (204,188) Reed Solomon
decoder, a programmable de-interleaver with I = 12
and I = 204, and a de-randomiser. All internal clocks
are generated from a single external 30MHz reference
crystal.
Device functionality also includes 3-wire bus interface
for configuring up to 2 tuner synthesizers, a sigma
delta tuner IF-AGC output, a user programmable RF-
AFC sigma delta output, spectrum inversion of the
received signal for tuner compatibility, and a highly
configurable MPEG2-TS interface. An I
2
C bus
interface provides on-board configuration and status
monitoring of various functions including access to
the equalizer tap values and constellation points.
JTAG provides boundary scan test compatibility.
Features
DAVIC MMDS V1.1 and V1.3 compliant
Supports 16, 64 and 256QAM
Supports 16, 64 and 256 TCM
Internal 8-bit ADC
Interface for 10-bit external ADC
36.125MHz nominal IF input
Symbol rate range 5 – 5.304Mbaud in 6MHz
channels
Integrated matched filtering with 0.15 roll-off factor
±400KHz internal carrier offset compensation with
negligible losses @ 5Mbaud 6MHz channel
Symbol timing loop designed to acquire with large
offsets. Negligible losses for ±100ppm offsets
All internal clocks derived from single fixed
frequency crystal (30MHz)
Supports fast re-acquisition mode
6μs echo cancellation @ 5Mbaud
Constellation points and equalizer tap values
readable via I
2
C bus
C/N estimation readable via I
2
C bus
Low implementation loss for AWGN only:
0.5dB @ 64QAM (using internal 8-bit A/D);
0.3dB @ 256QAM (excluding A/D);
measured at BER of 3x10
–4
Pre R/S
I = 12 and I = 204 de-interleaving
Fast I
2
C bus compatible control interface
Tuner IF-AGC output
User programmable tuner RF-AGC output
Dedicated 3-wire bus interface to configure up to 2
tuner synthesizers
3.3V CMOS technology
Supports JTAG boundary scan
100-pin QFP package
Applications
MMDS set-top boxes
– 1 –
PE99906-PS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
CXD1958Q
Preliminary
100 pin QFP (Plastic)
相關(guān)PDF資料
PDF描述
CXD1961AQ DVB-S Frontend IC (QPSK demodulation + FEC)
CXD1961Q DVB-S Front-end IC (QPSK demodulator + FEC)
CXD2027Q DBS Audio Signal Processor
CXD2027R DBS Audio Signal Processor
CXD2043Q Adaptive Digital Comb Filter (NTSC)(自適應(yīng)數(shù)字梳狀濾波器(兼容NTSC))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CXD1959 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Set-Top Box Using the Sony CXD1959
CXD1961AQ 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DVB-S Frontend IC (QPSK demodulation + FEC)
CXD1961Q 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DVB-S Front-end IC (QPSK demodulator + FEC)
CXD1968AR 制造商:SONY 制造商全稱:Sony Corporation 功能描述:DVB-T Demodulator
CXD1969 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CableCARDTM INTERFACE CONTROLLER