- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379938 > COP8SGB0VEJ7 (National Semiconductor Corporation) 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART PDF資料下載
參數(shù)資料
| 型號： | COP8SGB0VEJ7 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| 中文描述： | 8位的CMOS基于ROM和OTP微控制器具有8K到32K的內(nèi)存，2個比較器和USART |
| 文件頁數(shù)： | 9/62頁 |
| 文件大小： | 913K |
| 代理商： | COP8SGB0VEJ7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
AC Electrical Characteristics
(Continued)
Note 4:
Maximum rate of voltage change must be
<
0.5 V/ms.
Note 5:
Supply and IDLE currents are measured with CKI driven with a square wave Oscillator, External Oscillator, inputs connected to V
CC
and outputs driven low
but not connected to a load.
Note 6:
The HALT mode will stop CKI from oscillating in the R/C and the Crystal configurations. In the R/C configuration, CKI is forced high internally. In the crystal
or external configuration, CKI is TRI-STATE. Measurement of I
HALT is done with device neither sourcing nor sinking current; with L. F, C, G0, and G2–G5
programmed as low outputs and not driving a load; all outputs programmed low and not driving a load; all inputs tied to V
CC
; clock monitor disabled. Parameter refers
to HALT mode entered via setting bit 7 of the G Port data register.
Note 7:
Pins G6 and RESET are designed with a high voltage input network. These pins allow input voltages
>
V
and the pins will have sink current to V
when
biased at voltages
>
V
(the pins do not have source current when biased at a voltage below V
). The effective resistance to V
is 750
(typical). These two
pins will not latch up. The voltage at the pins must be limited to
<
14V. WARNING: Voltages in excess of 14V will cause damage to the pins. This warning excludes
ESD transients.
Note 8:
National Semiconductor uses the High Temperature Storage Life (HTSL) test to evaluate the data retention capabilities of the EPROM memory cells used
in our OTP microcontrollers. Qualification devices have been stressed at 150C for 1000 hours. Under these conditions, our EPROM cells exhibit data retention
capabilities in excess of 29 years. This is based on an activation energy of 0.7eV derated to 55C.
Note 9:
Parameter characterized but not tested.
Note 10:
Rise times faster than the minimum specification may trigger an internal power-on-reset.
Note 11:
MICROWIRE Setup and Hold Times and Propagation Delays are referenced to the appropriate edge of the MICROWIRE clock. See and the MICROWIRE
operation description.
Comparators AC and DC Characteristics
V
CC
= 5V, 40C
≤
T
A
≤
+85C.
Parameter
Input Offset Voltage (Note 12)
Input Common Mode Voltage Range
Voltage Gain
Low Level Output Current
High Level Output Current
DC Supply Current per Comparator
(When Enabled)
Response Time (Note 13)
Conditions
Min
Typ
±
5
Max
±
15
Units
mV
V
dB
mA
mA
μA
0.4V
≤
V
IN
≤
V
CC
1.5V
0.4
V
CC
1.5
100
V
OL
= 0.4V
V
OH
= V
CC
0.4V
1.6
1.6
150
200 mV step input
100 mV Overdrive,
100 pF Load
600
ns
Comparator Enable Time(Note 14)
600
ns
Note 12:
The comparator inputs are high impedance port inputs and, as such, input current is limited to port input leakage current.
Note 13:
Response time is measured from a step input to a valid logic level at the comparator output. software response time is dependent of instruction execution.
Note 14:
Comparator enable time is that delay time required between the end of the instruction cycle that enables the comparator and using the output of the
comparator, either by hardware or by software.
10131709
FIGURE 3. MICROWIRE/PLUS Timing
C
www.national.com
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| COP8SGB0VEJ8 | 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGB0VEJ9 | 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGB6DIE3 | 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGB9VEJ8 | 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGB9VEJ9 | 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP8SGB0VEJ8 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGB0VEJ9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGB528D3 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGB528D6 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGB528D7 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。