參數(shù)資料
型號: CLC011BCQ
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 消費家電
英文描述: Serial Digital Video Decoder
中文描述: SPECIALTY CONSUMER CIRCUIT, PQCC28
封裝: PLASTIC, LCC-28
文件頁數(shù): 5/8頁
文件大?。?/td> 1090K
代理商: CLC011BCQ
Overview
The CLC011, Serial Digital Video Decoder, decodes and de-
scrambles SMPTE 259M standard Serial Digital Video
datastreams into 10-bit parallel words and a corresponding
word-rate clock. The following information describes:
the CLC011 operation,
recommended interface circuitry, and
PCB layout suggestions.
Applications assistance for the CLC011 may be obtained by
calling the Interface Applications Hotline, (408) 721-8500.
Input Interfacing—Signal Inputs
The serial data and clock inputs of the CLC011 are both dif-
ferential. Their input voltage ranges from 2.5V above the
negative supply (V
+2.5V) to the positive supply voltage
(V
). Supply voltages for the CLC011 may be either +5V or
–5.2V for ECL compatibility and interfacing. When operated
from the negative supply, inputs accept standard ECL signal
levels. The minimum differential input swing is 200 mV. The
CLC011 interfaces with the CLC016 Data Retiming PLL as
shown in Figure 2 A simplified schematic of the CLC011’s
signal inputs appears in Figure 3
Input Interfacing—Control Inputs
Three TTL-compatible inputs control operation of the
CLC011: NRZI, DESC and FE. A typical interface circuit for
the control inputs is shown in Figure 4
NRZI:
NRZI, when a logic high, enables NRZI to NRZ con-
version. For standard SMPTE 259M operation, NRZI is high.
DESC
(Descramble):
The
datastream are scrambled upon encoding according to a
polynomial equation. DESC, when a logic high, enables de-
scrambling of the encoded signal. For standard SMPTE
259M operation, DESC is high.
FE (Framing Enable):
SMPTE 259M datastreams include a
four-word-long reserved sequence known as the Timing Ref-
erence Signal (TRS). Using this sequence, the CLC011 de-
termines the position of word boundaries, also known as
framing, of the incoming data.
The FE input, when a logic high and following recognition of
a TRS, causes the CLC011 to automatically adjust its fram-
ing. The word boundary is aligned at the appropriate bit po-
sition and the parallel output clock is aligned with the appro-
priate cycle of the serial clock. When FE is held low and a
TRS, out of phase with the current PCLK, is received, output
NSP will go high. However, the phase of PCLK will not be ad-
justed. NSP will remain high until a TRS, in-phase with the
current PCLK, is received.
bits
of
a
SMPTE
259M
DS100086-4
FIGURE 2. Interface with CLC016
DS100086-5
FIGURE 3. Simplified Input Buffer Schematic
DS100086-6
FIGURE 4. Typical Control Logic Connection
www.national.com
5
相關(guān)PDF資料
PDF描述
CLC011 Serial Digital Video Decoder(串行數(shù)字視頻譯碼器)
CLC012 Adaptive Cable Equalizer for ITU-T G.703 Data Recovery
CLC012AJE Adaptive Cable Equalizer for ITU-T G.703 Data Recovery
CLC014AJE Adaptive Cable Equalizer for High-Speed Data Recovery
CLC014 Adaptive Cable Equalizer for High-Speed Data Recovery(應(yīng)用于高速數(shù)據(jù)恢復(fù)的可調(diào)電纜均衡器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CLC011BCQ/NOPB 功能描述:IC DECODER VIDEO SER DIG 28-PLCC RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
CLC011PCASM 功能描述:BOARD EVALUATION FOR CLC011 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
CLC012 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Adaptive Cable Equalizer for ITU-T G.703 Data Recovery
CLC012_03 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Adaptive Cable Equalizer for ITU-T G.703 Data Recovery
CLC012AJE 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Adaptive Cable Equalizer for ITU-T G.703 Data Recovery