- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379828 > CDB43122 (Cirrus Logic, Inc.) 122dB, 24-Bit, 192kHz DAC for Digital Audio PDF資料下載
參數(shù)資料
| 型號： | CDB43122 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | 122dB, 24-Bit, 192kHz DAC for Digital Audio |
| 中文描述： | 122分貝，24位，192kHz的數(shù)字音頻數(shù)模轉(zhuǎn)換器 |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 523K |
| 代理商： | CDB43122 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
CS43122
13
3.
REGISTER DESCRIPTION
3.1
MODE CONTROL REGISTER (ADDRESS 01H)
4.11 Differential DC offset calibration (CAL)
Default = 0
0 - Disabled
1 - Enabled
Function:
Enabling this function will initiate a calibration to minimize the differential DC offset. This function will
be automatically reset following completion of the calibration sequence.
4.12 Soft Mute (MUTE)
Default = 0
0 - Disabled
1 - Enabled
Function:
The analog outputs will ramp to a muted state when enabled. The ramp requires 1152 left/right clock
cycles in Operational Mode 0, 2304 cycles in Operational Mode 1 and 4608 cycles in Operational
Mode 2 . The bias voltage on the outputs will be retained and MUTEC will go low at the completion
of the ramp period.
The analog outputs will ramp to a normal state when this function transitions from the enabled to dis-
abled state. The ramp requires 1152 left/right clock cycles in Operational Mode 0, 2304 cycles in Op-
erational Mode 1 and 4608 cycles in Operational Mode 2 . The MUTEC will go high immediately on
disabling of MUTE.
4.13 Mode Select (M4-M0)
Default = 00000
Function:
The Mode Select pins determine the operational mode of the device as detailed in Tables 4-7. The options
include:
Selection of the Digital Interface Format which determines the required relationship between the
Left/Right clock, serial clock and serial data as detailed in Figures 20-23
Selection of the standard 15
μ
s/50
μ
s digital de-emphasis filter response, Figure 28, which requires re-
configuration of the digital filter to maintain the proper filter response for 32, 44.1 or 48 kHz sample rates.
Selection of the appropriate operational clocking mode to match the input sample rates.
7
6
5
4
3
2
1
0
CAL
0
MUTE
0
M4
0
M3
0
M2
0
M1
0
M0
0
PDN
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB4327 | Low Cost, 20-Bit, Stereo, Audio D/A Converter |
| CDB4328 | 18-Bit, Stereo D/A Converter for Digital Audio |
| CDB4329 | 20-Bit, Stereo D/A Converter for Digital Audio |
| CDB4340A | 24-Bit, 192 kHz Stereo DAC for Audio |
| CDB4340 | 24-Bit, 96 kHz Stereo DAC for Audio |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB43130-4399 | 功能描述:KNUCKLES & KNUCKLES2 MB 制造商:cirrus logic inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| CDB43130-4399-GBK | 功能描述:KNUCKLES MB & 43130-4399 DC 制造商:cirrus logic inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| CDB43130-CSP | 功能描述:BD-KNUCKLES1 /MB & 43130 DC 制造商:cirrus logic inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| CDB43130-GBK | 功能描述:BD-HIPERFDACINTEGHPDRIVR&IMPEDNC 制造商:cirrus logic inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| CDB4327 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low Cost, 20-Bit, Stereo, Audio D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。