- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379828 > CDB4272 (Cirrus Logic, Inc.) 24-Bit, 192 kHz Stereo Audio CODEC PDF資料下載
參數(shù)資料
| 型號： | CDB4272 |
| 廠商： | Cirrus Logic, Inc. |
| 元件分類： | Codec |
| 英文描述： | 24-Bit, 192 kHz Stereo Audio CODEC |
| 中文描述： | 24位192千赫立體聲音頻CODEC |
| 文件頁數(shù)： | 27/53頁 |
| 文件大?。?/td> | 1200K |
| 代理商： | CDB4272 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
CS4272
DS593F1
27
5.2
Control Port Mode
5.2.1
Recommended Power-Up Sequence - Access to Control Port Mode
1)
When using the CS4272 with an external MCLK, hold RST low until the power supply, MCLK, and LRCK are
stable. When using the CS4272 with internally generated MCLK, hold RST low until the power supply is stable.
In this state, the Control Port is reset to its default settings.
Bring RST high. The device will remain in a low power state and the control port will be accessible. If internally
generated MCLK is being used, it will appear on the MCLK pin prior to 1 ms from the release of RST.
Write 03h to register 07h within 10 ms following the release of RST. This sets the Control Port Enable (CPEN)
and Power Down (PDN) bits, activating the Control Port and placing the part in power-down. When using the
CS4272 with internally generated MCLK, it is necessary to wait 1 ms following the release of RST before initi-
ating this Control Port write.
The desired register settings can be loaded while keeping the PDN bit set.
Clear the PDN bit to initiate the power-up sequence. This power-up sequence requires approximately 85 μS.
2)
3)
4)
5)
5.2.2
Master / Slave Mode Selection
The CS4272 supports operation in either Master Mode or Slave Mode.
In Master Mode, LRCK and SCLK are outputs and are synchronously generated on-chip. LRCK is equal to Fs and
SCLK is equal to 64x Fs.
In Slave Mode, LRCK and SCLK are inputs, requiring external generation that is synchronous to MCLK. It is recom-
mended that SCLK be 64x Fs to maximize system performance.
Configuration of clock ratios in each of these modes will be outlined in the Tables 8 and 9.
In Control Port Mode the CS4272 will default to Slave Mode. The user may change this default setting by changing
the status of the M/S bit in the Mode Control 1 register (01h).
5.2.3
System Clocking
The CS4272 will operate at sampling frequencies from 4 kHz to 200 kHz. This range is divided into three speed
modes as shown in Table 6 below.
Table 6. Speed Modes
5.2.3.1
Crystal Applications (XTI/XTO)
An external crystal may be used in conjunction with the CS4272 to generate the MCLK signal. To accomplish this,
a 20 pF fundamental mode parallel resonant crystal must be connected between the XTI and XTO pins as shown in
the Typical Connection Diagram on page 23. This crystal must oscillate at the frequency shown in Table 7. In this
configuration, MCLK is a buffered output and, as shown in the Typical Connection Diagram, nothing other than the
crystal and its load capacitors should be connected to XTI and XTO. The MCLK signal will appear on the MCLK pin
prior to 1 ms from the release of RST.
Mode
Sampling Frequency
4-50 kHz
50-100 kHz
100-200 kHz
Single Speed
Double Speed
Quad Speed
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB42L51 | Silver Mica Capacitor; Capacitance:120pF; Capacitance Tolerance:+/- 5%; Series:CDV16; Voltage Rating:1000VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:5.94mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| CDB42L50 | Silver Mica Capacitor; Capacitance:100pF; Capacitance Tolerance:+/- 5%; Series:CDS; Voltage Rating:300VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:3mm; Leaded Process Compatible:No RoHS Compliant: No |
| CDB43122 | 122dB, 24-Bit, 192kHz DAC for Digital Audio |
| CDB4327 | Low Cost, 20-Bit, Stereo, Audio D/A Converter |
| CDB4328 | 18-Bit, Stereo D/A Converter for Digital Audio |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4299 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd AC’97 CODEC w/SRC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB42L50 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low Voltage, Stereo CODEC with headphone Amp |
| CDB42L51 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd Low-volt CODEC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB42L51/FAE | 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR THE CS42L51 PORTABLE STEREO CODEC - Bulk |
| CDB42L52 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd LP CODEC w/classD Spkr Driver RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。