- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379828 > CDB4270 (Cirrus Logic, Inc.) 24-Bit, 192 kHz Stereo Audio CODEC PDF資料下載
參數(shù)資料
| 型號(hào)： | CDB4270 |
| 廠商： | Cirrus Logic, Inc. |
| 元件分類： | Codec |
| 英文描述： | 24-Bit, 192 kHz Stereo Audio CODEC |
| 中文描述： | 24位192千赫立體聲音頻CODEC |
| 文件頁數(shù)： | 32/48頁 |
| 文件大?。?/td> | 730K |
| 代理商： | CDB4270 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
32
DS686A1
CS4270
6.2
I2C Mode
In I2C mode, SDA is a bi-directional data line. Data is clocked into and out of the part by the clock, SCL, with
the clock to data relationship as shown in
Figure 17
. There is no CS pin. Pins AD0, AD1, and AD2 form the
partial chip address and should be tied to VLC or DGND as required. The upper 4 bits of the 7-bit address
field must be 1001. To communicate with the CS4270, the three lower bits of the chip address field should
match the setting on the AD0, AD1, and AD2 pins. The eighth bit of the address byte is the R/W bit (high for
a read, low for a write). The next byte is the Memory Address Pointer, MAP, which selects the register to be
read or written. If the operation is a write, the MAP is then followed by the data to be written. If the operation
is a read, then the contents of the register pointed to by the MAP will be output after the chip address.
The CS4270 has MAP auto increment capability, enabled by the INCR bit in the MAP. If INCR is 0, then the
MAP will stay constant for successive writes. If INCR is set, then MAP will auto increment after each byte
is written, allowing block reads or writes of successive registers.
7
6
5
4
3
2
1
0
INCR
0
Reserved
0
Reserved
0
Reserved
0
MAP3
0
MAP2
0
MAP1
0
MAP0
0
INCR - Auto MAP Increment Enable
Default = ‘0’.
0 - Disabled
1 - Enabled
MAP(3:0) - Memory Address Pointer
Default = ‘0000’.
Table 7. Memory Address Pointer
SDA
SCL
1001
ADDR
AD2
R/W
Start
ACK
DATA
1-8
ACK
DATA
1-8
ACK
Stop
Note: If operation is a write, this byte contains the Memory Address Pointer, MAP.
Note 1
AD0
-
Figure 17. Control Port Timing,
I2C
Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB4271 | 24-Bit, 192 kHz Stereo Audio CODEC |
| CDB4272 | 24-Bit, 192 kHz Stereo Audio CODEC |
| CDB42L51 | Silver Mica Capacitor; Capacitance:120pF; Capacitance Tolerance:+/- 5%; Series:CDV16; Voltage Rating:1000VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:5.94mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| CDB42L50 | Silver Mica Capacitor; Capacitance:100pF; Capacitance Tolerance:+/- 5%; Series:CDS; Voltage Rating:300VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:3mm; Leaded Process Compatible:No RoHS Compliant: No |
| CDB43122 | 122dB, 24-Bit, 192kHz DAC for Digital Audio |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4271 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4271 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4272 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4272 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4299 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd AC’97 CODEC w/SRC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB42L50 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low Voltage, Stereo CODEC with headphone Amp |
| CDB42L51 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd Low-volt CODEC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。