參數(shù)資料
型號(hào)： CDB42518
廠商： Cirrus Logic, Inc.
元件分類(lèi)： Codec
英文描述： 110 dB, 192 kHz 6-Ch Codec with S/PDIF Receiver
中文描述： 110分貝192千赫6通道編解碼器與S / PDIF接收器
文件頁(yè)數(shù)： 52/90頁(yè)
文件大?。?/td> 1559K
代理商： CDB42518
CS42516
52
DS583PP5
6.6.5
HIGH PASS FILTER FREEZE (HPF_FREEZE)
Default = 0
Function:
When this bit is set, the internal high-pass filter for the selected channel will be disabled.The current
DC offset value will be frozen and continue to be subtracted from the conversion result. See “A/D Dig-
ital Filter Characteristics” on page 9.
6.6.6
CODEC SERIAL PORT MASTER/SLAVE SELECT (CODEC_SP M/S)
Default = 0
Function:
In Master mode, CX_SCLK and CX_LRCK are outputs. Internal dividers will divide the master clock
to generate the serial clock and left/right clock. In Slave mode, CX_SCLK and CX_LRCK become in-
puts. If the internal MCLK is sourced from the output of the PLL and the SAI serial port is in Master
Mode, then one of these conditions must be met for proper operation:
1). The codec serial port, CX_SP, must also be in Master Mode,
2). If the CX_SP is in slave mode, then CX_LRCK and CX_SCLK must be present.
6.6.7
SERIAL AUDIO INTERFACE SERIAL PORT MASTER/SLAVE SELECT (SAI_SP M/S)
Default = 0
Function:
In Master mode, SAI_SCLK and SAI_LRCK are outputs. Internal dividers will divide the master clock
to generate the serial clock and left/right clock. In Slave mode, SAI_SCLK and SAI_LRCK become
inputs. If the internal MCLK is sourced from the output of the PLL and the SAI serial port is in Master
Mode, then one of these conditions must be met for proper operation:
1). The codec serial port, CX_SP, must also be in Master Mode,
2). If the CX_SP is in slave mode, then CX_LRCK and CX_SCLK must be present.
6.7
Clock Control (address 06h)
6.7.1
RMCK DIVIDE (RMCK_DIVX)
Default = 00
Function:
Divides/multiplies the internal MCLK, either from the PLL or OMCK, by the selected factor.
7
6
5
4
3
2
1
0
RMCK_DIV1
RMCK_DIV0
OMCK Freq1
OMCK Freq0
PLL_LRCK
SW_CTRL1
SW_CTRL0
FRC_PLL_LK
RMCK_DIV1 RMCK_DIV0
0
0
1
1
Description
Divide by 1
Divide by 2
Divide by 4
Multiply by 2
0
1
0
1
Table 10. RMCK Divider Settings
相關(guān)PDF資料
PDF描述
CDB42528 114 dB, 192 kHz 6-Ch Codec with S/PDIF Receiver
CDB4270 24-Bit, 192 kHz Stereo Audio CODEC
CDB4271 24-Bit, 192 kHz Stereo Audio CODEC
CDB4272 24-Bit, 192 kHz Stereo Audio CODEC
CDB42L51 Silver Mica Capacitor; Capacitance:120pF; Capacitance Tolerance:+/- 5%; Series:CDV16; Voltage Rating:1000VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:5.94mm; Leaded Process Compatible:Yes RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB42528 功能描述:音頻 IC 開(kāi)發(fā)工具 Eval Bd RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類(lèi)型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4265 功能描述:音頻 IC 開(kāi)發(fā)工具 Eval Bd 192kHz CODEC w/PGA & Input Mux RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類(lèi)型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4270 功能描述:音頻 IC 開(kāi)發(fā)工具 Eval Bd 105dB 192kHz CODEC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類(lèi)型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4271 功能描述:音頻 IC 開(kāi)發(fā)工具 Eval Bd CS4271 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類(lèi)型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4272 功能描述:音頻 IC 開(kāi)發(fā)工具 Eval Bd CS4272 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類(lèi)型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*