- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379828 > CDB4245 (Cirrus Logic, Inc.) 105 dB, 24-Bit, 192 kHz Streo Sudio CODEC PDF資料下載
參數(shù)資料
| 型號： | CDB4245 |
| 廠商： | Cirrus Logic, Inc. |
| 元件分類： | Codec |
| 英文描述： | 105 dB, 24-Bit, 192 kHz Streo Sudio CODEC |
| 中文描述： | 105分貝24位192千赫Streo蘇迪奧編解碼器 |
| 文件頁數(shù)： | 35/54頁 |
| 文件大?。?/td> | 1166K |
| 代理商： | CDB4245 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
CS4245
35
will clock out the MSB of the addressed register (CDOUT will leave the high impedance state). If the MAP auto in-
crement bit is set to 1, the data for successive registers will appear consecutively.
4.12.2 I2C Mode
In I2C mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. There is no
CS pin. Pins AD0 and AD1 form the two least significant bits of the chip address and should be connected through
a resistor to VLC or DGND as desired. The state of the pins is sensed while the CS4245 is being reset.
The signal timings for a read and write cycle are shown in Figure 18 and Figure 19. A Start condition is defined as
a falling transition of SDA while the clock is high. A Stop condition is a rising transition while the clock is high. All
other transitions of SDA occur while the clock is low. The first byte sent to the CS4245 after a Start condition consists
of a 7 bit chip address field and a R/W bit (high for a read, low for a write). The upper 5 bits of the 7-bit address field
are fixed at 10011. To communicate with a CS4245, the chip address field, which is the first byte sent to the CS4245,
should match 10011 followed by the settings of the AD1 and AD0. The eighth bit of the address is the R/W bit. If the
operation is a write, the next byte is the Memory Address Pointer (MAP) which selects the register to be read or
written. If the operation is a read, the contents of the register pointed to by the MAP will be output. Setting the auto
increment bit in MAP allows successive reads or writes of consecutive registers. Each byte is separated by an ac-
knowledge bit. The ACK bit is output from the CS4245 after each input byte is read, and is input to the CS4245 from
the microcontroller after each transmitted byte.
M AP
MSB
LSB
DATA
byte 1
byte n
R/W
R/W
AD D R ESS
CH IP
ADDRESS
1001111
C H IP
C D IN
C C LK
CS
C D OU T
MSB
LSB MSB
LSB
1001111
MAP = Memory Address Pointer, 8 bits, MSB first
High Impedance
Figure 17. Control Port Timing in SPI Mode
4 5 6 7
24 25
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
ACK
ACK
1 0 0 1 1 AD1 AD0 0
SDA
INCR
6 5 4 3 2 1 0
7 6 1 0
7 6 1 0
7 6 1 0
0 1 2 3
8 9
12
16 17 18 19
10 11
13 14 15
27 28
26
DATA +n
Figure 18. Control Port Timing, I2C Write
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB42518 | 110 dB, 192 kHz 6-Ch Codec with S/PDIF Receiver |
| CDB42528 | 114 dB, 192 kHz 6-Ch Codec with S/PDIF Receiver |
| CDB4270 | 24-Bit, 192 kHz Stereo Audio CODEC |
| CDB4271 | 24-Bit, 192 kHz Stereo Audio CODEC |
| CDB4272 | 24-Bit, 192 kHz Stereo Audio CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB42518 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB42528 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4265 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 192kHz CODEC w/PGA & Input Mux RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4270 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 105dB 192kHz CODEC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4271 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4271 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。