參數(shù)資料
型號(hào)： CDB42416
廠商： Cirrus Logic, Inc.
元件分類： Codec
英文描述： 110 dB, 192kHz 6-Ch CODEC WITH PLL
中文描述： 110分貝，192kHz的6通道編解碼器與鎖相環(huán)
文件頁(yè)數(shù)： 16/67頁(yè)
文件大小： 1431K
代理商： CDB42416
CS42416
16
the PLL. In this latter scenario the PLL output becomes the internal master clock. The supported PLL out-
put frequencies are shown in Table 3 below.
Sample
Rate
(kHz)
(4 to 50 kHz)
(50 to 100 kHz)
256x
32
8.1920
44.1
11.2896
48
12.2880
64
-
16.3840
88.2
-
22.5792
96
-
24.5760
176.4
-
192
-
Table 3. Common PLL Output Clock Frequencies
The serial bit clock, DAC_SCLK and/or ADC_SCLK, must be synchronous to the corresponding
DAC_LRCK/ADC_LRCK and be equal to 128x, 64x, 48x or 32x Fs depending on the interface format
selected and desired speed mode. One Line Mode #1 is supported in Slave Mode. One Line Mode #2 is
not supported. Refer to Table 4 for required clock ratios.
3.5
Digital Interfaces
3.5.1
Serial Audio Interface Signals
The CS42416 interfaces to an external Digital Audio Processor via two independent serial ports, the
DAC serial port, DAC_SP and the ADC serial port, ADC_SP. The digital output of the internal ADCs use
the ADC_SDOUT pin and can be configured to use either the ADC or DAC serial port timings. These con-
figuration bits and the selection of Single, Double or Quad Speed mode for DAC_SP and ADC_SP are
found in register “Functional Mode (address 03h)” on page 33.
The serial interface clocks, ADC_SCLK for ADC_SP and DAC_SCLK for DAC_SP, are used for trans-
mitting and receiving audio data. Either ADC_SCLK or DAC_SCLK can be generated by the CS42416
(master mode) or it can be input from an external source (slave mode). Master or Slave mode selection is
made using bits DAC_SP M/S and ADC_SP M/S in register “Misc Control (address 05h)” on page 36.
The Left/Right clock (ADC_LRCK or DAC_LRCK) is used to indicate left and right data frames and the
start of a new sample period. It may be an output of the CS42416 (master mode), or it may be generated
by an external source (slave mode). As described in later sections, particular modes of operation do allow
the sample rate, Fs, of the ADC_SP and the DAC_SP to be different, but must be multiples of each other.
The serial data interface format selection (left/right justified, I
2
S or one line mode) for the ADC serial port
data out pin, ADC_SDOUT, and the DAC input pins, DAC_SDIN1:3, is configured using the appropriate
Single Speed
256x, 512x
32x, 48x, 64x, 128x
Double Speed
128x, 256x
32x, 64x
Quad Speed
128x
32x, 64x
One Line Mode #1
256x
128x
OMCK/LRCK Ratio
SCLK/LRCK Ratio
Table 4. Slave Mode Clock Ratios
PLL Output (MHz)
Double Speed
Single Speed
Quad Speed
(100 to 192 kHz)
256x
-
-
-
-
-
-
45.1584
49.1520
256x
-
-
-
-
-
相關(guān)PDF資料
PDF描述
CDB42418 110 dB, 192kHz 8-Ch CODEC WITH PLL
CDB42426 114 dB, 192kHz 6-Ch CODEC WITH PLL
CDB42428 114 dB, 192kHz 8-Ch CODEC WITH PLL
CDB42438 108 dB, 192 kHz 4-in, 6-out TDM CODEC
CDB42448 108 dB, 192 kHz 6-in, 8-out CODEC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB42418 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:110 dB, 192kHz 8-Ch CODEC WITH PLL
CDB42426 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:114 dB, 192kHz 6-Ch CODEC WITH PLL
CDB42428 功能描述:音頻 IC 開(kāi)發(fā)工具 Eval Bd CBD42418/28 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
CDB42438 功能描述:音頻 IC 開(kāi)發(fā)工具 Eval Bd 108dB 6&8-Ch Mult-Ch CODEC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4244 制造商:Cirrus Logic 功能描述:EVAL BD 4 INPUT/ 4 OUTPUT CODEC - Boxed Product (Development Kits) 制造商:Cirrus Logic 功能描述:Eval Board
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*